

### IOS-482 Counter Timer Module

### **USER'S MANUAL**

ACROMAG INCORPORATED 30765 South Wixom Road P.O. BOX 437 Wixom, MI 48393-7037 U.S.A. solutions@acromag.com

Copyright 2009, Acromag, Inc., Printed in the USA.

Data and specifications are subject to change without notice.

8500-848-B11C007

Tel: (248) 295-0310

Fax: (248) 624-9234

# TABLE OF CONTENTS

The information of this manual may change without notice. Acromag makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Further, Acromag assumes no responsibility for any errors that may appear in this manual and makes no commitment to update, or keep current, the information contained in this manual. No part of this manual may be copied or reproduced in any form without the prior written consent of Acromag, Inc.

#### **IMPORTANT SAFETY CONSIDERATIONS**

You must consider the possible negative effects of power, wiring, component, sensor, or software failure in the design of any type of control or monitoring system. This is very important where property loss or human life is involved. It is important that you perform satisfactory overall system design and it is agreed between you and Acromag, that this is your responsibility.

#### 1.0 General Information

KEY IOS-482 COUNTER/TIMER FEATURES	4
IOS MODULE Win32 DRIVER SOFTWARE	5
IOS MODULE LINUX SOFTWARE	5
IOO MODOLL LINOX GOI IWAKL	3
2.0 PREPARATION FOR USE	
UNPACKING AND INSPECTION	6
BOARD CONFIGURATION	6
CONNECTORS	6
IOS Field I/O Connector (P2)	6
I/O Noise and Grounding Considerations	7
3.0 PROGRAMMING INFORMATION	
IOS IDENTIFICATION SPACE	7
MEMORY MAP	8
Board Control Register	10
Interrupt Status/Clear Register	10
	10
Counter Trigger Register	11
Counter Stop Register	
Counter Read Back Register	12
Counter Constant A Register	12
Counter Constant B Register	13
Digital Input Register	13
Digital Output Register	13
Interrupt Vector Register	14
COUNTER CONTROL REGISTER	14
Quadrature Position Measurement	15
Pulse Width Modulation	18
Watchdog Timer Operation	20
Event Counting Operation	22
Frequency Measurement Operation	24
Input Pulse Width Measurement	26
Input Period Measurement	28
One-Shot Pulse Mode	30

PROGRAMMING EXAMPLES  Quadrature Position Measurement Example  Pulse Width Modulation Example  Watchdog Timer Operation Example  Event Counting Operation Example  Frequency Measurement Operation Example  Input Pulse Width Measurement Example  Input Period Measurement Example  One-Shot Pulse Mode Example	32 32 33 34 36 37 38 40	TABLE OF CONTENTS
4.0 THEORY OF OPERATION	71	
4.0 THEORY OF OPERATION		
FIELD INPUT/OUTPUT SIGNALS	44	
Counter/Timers	44	
Digital I/O	44	
5.0 SERVICE AND REPAIR		
SERVICE AND REPAIR ASSISTANCE	45	
PRELIMINARY SERVICE PROCEDURE	45	
WHERE TO GET HELP	45	
6.0 SPECIFICATIONS		
PHYSICAL	46	
ENVIRONMENTAL	46	
COUNTER/TIMERS	47	
DIGITAL I/O	48	
I/O SERVER MODULE COMPLIANCE	48	
DRAWINGS		

Trademarks are the property of their respective owners.

IOS-482 BLOCK DIAGRAM.....

49



# 1.0 GENERAL INFORMATION

The I/O Server Module (IOS) Series IOS-482 module provides support for ten independent 16-bit multifunction counter/timers. Each counter/timer can be configured for quadrature position measurement, pulse width modulated output, watchdog timer, event counter, frequency measurement, pulse width measurement, period measurement, or one shot pulse output.

**Important Note:** The following IOS model are accessories to the IOS Server Models: IOS-7200, IOS-7200-WIN, IOS-7400, and IOS-7400-WIN; which are cULus Listed. This equipment is suitable for use in Class I, Division 2, Groups A, B, C, and D or non-hazardous locations only.

**Table 1.1:** The IOS-482 module temperature ranges

MODEL	Counters	1/() I VNA	OPERATING TEMPERATURE RANGE
IOS-482	10 16-bit	TTL	-40°C to +85°C

### KEY IOS-482 COUNTER/TIMER FEATURES

- TTL I/O IOS-482 Counter/Timer I/O is available as TTL only. Mixed TTL and RS485/RS422 I/O options are available on the IOS-483. Only RS485/RS422 I/O is available on the IOS-484 model.
- Quadrature Position Measurement Three input signals can be used to determine bi-directional motion. The sequence of logic high pulses for two input signals, A and B, indicate direction and a third signal (index) is used to initialize the counter. X1, X2, and X4 decoding is also implemented. X1 decoding executes one count per duty cycle of the A and B signals, while X2, and X4 execute two and four counts per duty cycle, respectively.
- Pulse Width Modulation Each counter can be programmed for pulse width modulation. The duration of the logic high and low levels of the output signal can be independently controlled. An external gate signal can also be used to start/stop generation of the output signal.
- Watchdog Timer Each counter can be configured as a countdown timer for implementation as a watchdog timer. A gate-off signal is available for use to stop the count down operation. Interrupt generation upon a countdown to zero condition is available.
- Event Counter Each counter can be configured to count input pulses or events. A gate-off signal is provided to control count-up or count down with each event. Interrupt generation upon programmed count condition is available.
- Frequency Measurement Each counter can be configured to count how many active edges are received during a period defined by an external count enable signal. An interrupt can be generated upon measurement complete.
- **Programmable Interface Polarity –** The polarities of the counter's external trigger, input, and output pins are programmable for active high or low operation.
- **Digital I/O –** The IOS-482 has 6 TTL outputs and 2 TTL inputs available for use.

5

- Pulse-Width or Period Measurement Each counter can be configured to measure pulse-width or waveform period. In addition, an interrupt can be generated upon measurement complete.
- One-Shot and Repetitive One-Shot A one-shot pulse waveform may also be generated by each counter. The duration of the pulse and the delay until the pulse goes active is user programmable. A repetitive one-shot can be initiated with repetitive trigger pulses.
- Internal or External Triggering A software or hardware trigger is selectable to initiate quadrature position measurement, pulse width modulation, watchdog countdown, event counting, frequency measurement, pulse-width measurement, period measurement, or one shot.
- Conduction Cooled Module I/O modules employ advanced thermal technologies. A thermal pad and module cover wicks heat away from the module and transfers the energy to a heat spreading friction plate. Heat moves to the enclosure walls where it is dissipated by the external cooling fins.

Acromag provides a software product (sold separately) to facilitate the development of Windows Embedded Standard applications interfacing with I/O Server Modules installed on Acromag Industrial I/O Server systems. This software (Model IOSSW-DEV-WIN) consists of a low-level driver and Windows 32 Dynamic Link Libraries (DLLS) that are compatible with a number of programming environments including Visual C++, Visual Basic.NET, Borland C++ Builder and others. The DLL functions provide a high-level interface to the IOS carrier and modules eliminating the need to perform low-level reads/writes of registers, and the writing of interrupt handlers.

Acromag provides a software product (sold separately) consisting of Linux® software. This software (Model IOSSW-API-LNX) is composed of Linux libraries designed to support applications accessing I/O Server Modules installed on Acromag Industrial I/O Server systems. The software is implemented as a library of "C" functions which link with existing user code.

Upon receipt of this product, inspect the shipping carton for evidence of mishandling during transit. If the shipping carton is badly damaged or water stained, request that the carrier's agent be present when the carton is opened. If the carrier's agent is absent when the carton is opened and the contents of the carton are damaged, keep the carton and packing material for the agent's inspection.

KEY IOS-482 COUNTER/TIMER FEATURES

IOS MODULE Win32 DRIVER SOFTWARE

IOS MODULE LINUX SOFTWARE

2.0 PREPARATION FOR USE

UNPACKING AND INSPECTION





WARNING: This board utilizes static sensitive components and should only be handled at a static-safe workstation.

# BOARD CONFIGURATION

CONNECTORS
IOS Field I/O Connector (P2)

**Table 2.1:** IOS-482 Field I/O Pin Connections

The IOS-482 has 10 TTL 16-bit counters available.

It also has 2 TTL Digital Inputs and 6 TTL Digital Outputs. The Digital I/O's are emphasized in **bold italics**. For repairs to a product damaged in shipment, refer to the Acromag Service Policy to obtain return instructions. It is suggested that salvageable shipping cartons and packing material be saved for future use in the event the product must be shipped.

This board is physically protected with packing material and electrically protected with an anti-static bag during shipment. However, it is recommended that the board be visually inspected for evidence of mishandling prior to applying power.

Power should be removed from the board when installing IOS modules, cables, termination panels, and field wiring. Refer to the following discussion for configuration and assembly instructions. Model IOS-482 Counter/Timer Boards have no jumpers or switches to configure—all configuration is through software commands.

P2 provides the field I/O interface connector for mating IOS modules to the carrier board. P2 is a 50-pin female receptacle header (AMP 173279-3 or equivalent) which mates to the male connector of the carrier board (AMP 173280-3 or equivalent). This provides excellent connection integrity and utilizes gold-plating in the mating area. The field and logic side connectors are keyed to avoid incorrect assembly.

Pin Description	Pin Number	Pin	Pin Number
		Description	
In1_A	1	In6_C	26
In2_A	2	In7_C	27
In3_A	3	In8_C	28
In4_A	4	In9_C	29
In5_A	5	In10_C	30
In6_A	6	DIn1	31
In7_A	7	DIn2	32
In8_A	8	Out1	33
In9_A	9	Out2	34
In10_A	10	Out3	35
In1_B	11	Out4	36
In2_B	12	Out5	37
In3_B	13	Out6	38
In4_B	14	Out7	39
In5_B	15	Out8	40
In6_B	16	Out9	41
In7_B	17	Out10	42
In8_B	18	DOut1	43
In9_B	19	DOut2	44
In10_B	20	DOut3	45
In1_C	21	DOut4	46

In2_C	22	DOut5	47
In3_C	23	DOut6	48
In4_C	24	D.N.C. <sup>1</sup>	49
In5_C	25	GND	50

P2 pin assignments are unique to each IOS model (see Table 2.1) and normally correspond to the pin numbers of the field-I/O interface connector on the carrier board (you should verify this for your carrier board).

The IOS-482 is non-isolated between the logic and field I/O grounds since output common is electrically connected to the IOS module ground. Consequently, the field I/O connections are not isolated from the carrier board and backplane. Two ounce copper ground plane foil has been employed in the design of this model to help minimize the effects of ground bounce, impedance drops, and switching transients. However, care should be taken in designing installations without isolation to avoid noise pickup and ground loops caused by multiple ground connections.

To minimize high levels of EMI the signal ground connection at the field I/O port (pin 50) should be used to provide a path for induced common-mode noise and currents. The ground path provides a low-impedance path to reduce emissions.

This Section provides the specific information necessary to program and operate the IOS-482 module.

The IOS-482 ID Space is shown in Table 3.1. Note that the base-address for the IOS module ID space (refer to the I/O Server manual) must be added to the addresses shown to properly access the ID information. Execution of an ID Space Read operation requires 0 wait states.

Hex Offset From ID Base Address	Numeric Value (Hex)	Field Description
00	49	
02	50	
04	41	
06	48	
08	A3	Acromag ID Code
0A	45	IOS Model Code <sup>1</sup>
0C	00	Not Used (Revision)
0E	00	Reserved
10	00	Not Used
12	00	Not Used
14	0C	Total Number of ID PROM Bytes
16	0B	CRC
18 to 3E	уу	Not Used

1. **Do Not Connect:** Pin has direct connection to FPGA. Reserved for programming purposes. (TDI#) Pin has active pull-up.

#### CONNECTORS

I/O Noise and Grounding Considerations

# 3.0 PROGRAMMING INFORMATION

# IOS Identification Space (Read Only)

**Table 3.1:** IOS-482 ID Space Identification (ID)

1. The IOS model number is represented by a two-digit code within the ID space. The IOS-482 is represented by 45 Hex.

### **MEMORY MAP**

This board is addressable in the Server Module I/O space to monitor and control the status and configuration of up to ten 16-bit counter/timers, two digital inputs and six digital outputs. The I/O space may be as large as 64, 16-bit words (128 bytes), but the IOS-482 uses only a portion of this space.

The memory space address map for the IOS-482 is shown in Table 3.2. Note that the base address for the IOS-482 in memory space must be added to the addresses shown to properly access the IOS-482 registers. Accesses are generally performed on a 16-bit basis (D0..D15), but 8-bit (D0..D8) (EO) accesses are possible in most cases.

**Table 3.2:** IOS-482 Memory Map

HIGH Base Addr.+	HIGH Byte D15 D08	LOW Byte D07 D00	LOW Base Addr.+
01	Board Cont	rol Register	00
03		upt Status/Clear ister	02
05	Counter Trig	ger Register	04
07	Counter Sto	op Register	06
09	Counter 1 Co	ntrol Register	08
0B	Counter 2 Co	ntrol Register	0A
0D	Counter 3 Co	ntrol Register	0C
0F	Counter 4 Co	ntrol Register	0E
11	Counter 5 Co	ntrol Register	10
13	Counter 6 Co	Counter 6 Control Register	
15	Counter 7 Control Register		14
17	Counter 8 Control Register		16
19	Counter 9 Control Register		18
1B	Counter 10 Co	ontrol Register	1A
1D	Counter 1 Read	d Back Register	1C
1F	Counter 2 Read	d Back Register	1E
21	Counter 3 Read	Counter 3 Read Back Register	
23	Counter 4 Read	d Back Register	22
25	Counter 5 Read	d Back Register	24
27	Counter 6 Read	d Back Register	26
29	Counter 7 Read Back Register		28

### **MEMORY MAP**

2B         Counter 8 Read Back Register         2A           2D         Counter 9 Read Back Register         2C           2F         Counter 10 Read Back Register         2E           31         Counter 1 Constant A Register         30           33         Counter 2 Constant A Register         32           35         Counter 3 Constant A Register         34           37         Counter 4 Constant A Register         36           39         Counter 5 Constant A Register         38           3B         Counter 6 Constant A Register         3A           3D         Counter 7 Constant A Register         3C           3F         Counter 8 Constant A Register         3E           41         Counter 9 Constant A Register         40           43         Counter 10 Constant B Register         42           45         Counter 1 Constant B Register         44           47         Counter 2 Constant B Register         46           49         Counter 3 Constant B Register         48           4B         Counter 5 Constant B Register         4C           4F         Counter 6 Constant B Register         4C           4F         Counter 8 Constant B Register         50           50				
2F         Counter 10 Read Back Register         2E           31         Counter 1 Constant A Register         30           33         Counter 2 Constant A Register         32           35         Counter 3 Constant A Register         34           37         Counter 4 Constant A Register         36           39         Counter 5 Constant A Register         38           3B         Counter 6 Constant A Register         3A           3D         Counter 7 Constant A Register         3C           3F         Counter 8 Constant A Register         40           43         Counter 9 Constant A Register         42           45         Counter 10 Constant B Register         44           47         Counter 2 Constant B Register         46           49         Counter 3 Constant B Register         48           4B         Counter 4 Constant B Register         4A           4D         Counter 5 Constant B Register         4C           4F         Counter 6 Constant B Register         4E           51         Counter 7 Constant B Register         50           53         Counter 8 Constant B Register         54           55         Counter 9 Constant B Register         54           57	2B	Counter 8 Read	d Back Register	2A
31         Counter 1 Constant A Register         30           33         Counter 2 Constant A Register         32           35         Counter 3 Constant A Register         34           37         Counter 4 Constant A Register         36           39         Counter 5 Constant A Register         38           3B         Counter 6 Constant A Register         3A           3D         Counter 7 Constant A Register         3C           3F         Counter 8 Constant A Register         40           43         Counter 9 Constant A Register         40           43         Counter 10 Constant B Register         44           47         Counter 1 Constant B Register         46           49         Counter 3 Constant B Register         48           4B         Counter 4 Constant B Register         4A           4D         Counter 5 Constant B Register         4C           4F         Counter 6 Constant B Register         50           51         Counter 7 Constant B Register         50           53         Counter 8 Constant B Register         54           55         Counter 9 Constant B Register         54           57         Counter 10 Constant B Register         56           59	2D	Counter 9 Read Back Register		2C
33         Counter 2 Constant A Register         32           35         Counter 3 Constant A Register         34           37         Counter 4 Constant A Register         36           39         Counter 5 Constant A Register         38           3B         Counter 6 Constant A Register         3A           3D         Counter 7 Constant A Register         3C           3F         Counter 8 Constant A Register         40           43         Counter 9 Constant A Register         42           45         Counter 10 Constant B Register         44           47         Counter 2 Constant B Register         46           49         Counter 3 Constant B Register         48           4B         Counter 4 Constant B Register         4A           4D         Counter 5 Constant B Register         4C           4F         Counter 6 Constant B Register         4E           51         Counter 7 Constant B Register         50           53         Counter 9 Constant B Register         50           55         Counter 9 Constant B Register         54           57         Counter 10 Constant B Register         54           59         Not Used 1 Digital Input Register         58           5B<	2F	Counter 10 Rea	d Back Register	2E
35         Counter 3 Constant A Register         34           37         Counter 4 Constant A Register         36           39         Counter 5 Constant A Register         38           3B         Counter 6 Constant A Register         3A           3D         Counter 7 Constant A Register         3C           3F         Counter 8 Constant A Register         40           41         Counter 9 Constant A Register         40           43         Counter 10 Constant A Register         42           45         Counter 1 Constant B Register         44           47         Counter 2 Constant B Register         46           49         Counter 3 Constant B Register         48           4B         Counter 4 Constant B Register         4A           4D         Counter 5 Constant B Register         4C           4F         Counter 6 Constant B Register         4E           51         Counter 7 Constant B Register         50           53         Counter 9 Constant B Register         52           55         Counter 10 Constant B Register         54           57         Counter 10 Constant B Register         56           59         Not Used¹         Digital Input Register         58 <tr< th=""><th>31</th><th>Counter 1 Cons</th><th>stant A Register</th><th>30</th></tr<>	31	Counter 1 Cons	stant A Register	30
37 Counter 4 Constant A Register 36 39 Counter 5 Constant A Register 38 3B Counter 6 Constant A Register 3A 3D Counter 7 Constant A Register 3C 3F Counter 8 Constant A Register 3E 41 Counter 9 Constant A Register 40 43 Counter 10 Constant A Register 42 45 Counter 1 Constant B Register 44 47 Counter 2 Constant B Register 46 49 Counter 3 Constant B Register 48 4B Counter 4 Constant B Register 4A 4D Counter 5 Constant B Register 4C 4F Counter 6 Constant B Register 4E 51 Counter 7 Constant B Register 50 53 Counter 8 Constant B Register 50 54 Counter 9 Constant B Register 52 55 Counter 9 Constant B Register 54 57 Counter 10 Constant B Register 56 58 Not Used¹ Digital Input Register 58 58 Not Used¹ Digital Output Register 5A 59 Not Used¹ Digital Output Register 5A 50 Not Used¹ Interrupt Vector Register 5C 51 Counter 9 Constant 50 Constant 5	33	Counter 2 Cons	stant A Register	32
39         Counter 5 Constant A Register         38           3B         Counter 6 Constant A Register         3A           3D         Counter 7 Constant A Register         3C           3F         Counter 8 Constant A Register         3E           41         Counter 9 Constant A Register         40           43         Counter 10 Constant A Register         42           45         Counter 1 Constant B Register         44           47         Counter 2 Constant B Register         46           49         Counter 3 Constant B Register         48           4B         Counter 4 Constant B Register         4A           4D         Counter 5 Constant B Register         4C           4F         Counter 6 Constant B Register         4E           51         Counter 7 Constant B Register         50           53         Counter 8 Constant B Register         50           55         Counter 9 Constant B Register         54           57         Counter 10 Constant B Register         56           59         Not Used¹         Digital Input Register         58           5B         Not Used¹         Digital Output Register         5A           5D         Not Used¹         Interrupt Vector Register	35	Counter 3 Cons	stant A Register	34
3B         Counter 6 Constant A Register         3A           3D         Counter 7 Constant A Register         3C           3F         Counter 8 Constant A Register         3E           41         Counter 9 Constant A Register         40           43         Counter 10 Constant A Register         42           45         Counter 1 Constant B Register         44           47         Counter 2 Constant B Register         46           49         Counter 3 Constant B Register         48           4B         Counter 4 Constant B Register         4A           4D         Counter 5 Constant B Register         4C           4F         Counter 6 Constant B Register         4E           51         Counter 7 Constant B Register         50           53         Counter 8 Constant B Register         52           55         Counter 9 Constant B Register         54           57         Counter 10 Constant B Register         56           59         Not Used¹         Digital Input Register         58           5B         Not Used¹         Digital Output Register         5A           5D         Not Used¹         Interrupt Vector Register         5C           5F         SE         SE	37	Counter 4 Cons	stant A Register	36
3D         Counter 7 Constant A Register         3C           3F         Counter 8 Constant A Register         3E           41         Counter 9 Constant A Register         40           43         Counter 10 Constant A Register         42           45         Counter 1 Constant B Register         44           47         Counter 2 Constant B Register         46           49         Counter 3 Constant B Register         48           4B         Counter 4 Constant B Register         4A           4D         Counter 5 Constant B Register         4C           4F         Counter 6 Constant B Register         4E           51         Counter 7 Constant B Register         50           53         Counter 8 Constant B Register         52           55         Counter 9 Constant B Register         54           57         Counter 10 Constant B Register         56           59         Not Used¹         Digital Input Register         58           5B         Not Used¹         Digital Output Register         5A           5D         Not Used¹         Interrupt Vector Register         5C           5F         5E	39	Counter 5 Cons	stant A Register	38
3F         Counter 8 Constant A Register         3E           41         Counter 9 Constant A Register         40           43         Counter 10 Constant A Register         42           45         Counter 1 Constant B Register         44           47         Counter 2 Constant B Register         46           49         Counter 3 Constant B Register         48           4B         Counter 4 Constant B Register         4A           4D         Counter 5 Constant B Register         4C           4F         Counter 6 Constant B Register         4E           51         Counter 7 Constant B Register         50           53         Counter 8 Constant B Register         52           55         Counter 9 Constant B Register         54           57         Counter 10 Constant B Register         56           59         Not Used¹         Digital Input Register         58           5B         Not Used¹         Digital Output Register         5A           5D         Not Used¹         Interrupt Vector Register         5C           5F         5E         5E	3B	Counter 6 Cons	stant A Register	3A
41 Counter 9 Constant A Register 40  43 Counter 10 Constant A Register 42  45 Counter 1 Constant B Register 44  47 Counter 2 Constant B Register 46  49 Counter 3 Constant B Register 48  4B Counter 4 Constant B Register 4A  4D Counter 5 Constant B Register 4C  4F Counter 6 Constant B Register 4E  51 Counter 7 Constant B Register 50  53 Counter 8 Constant B Register 52  55 Counter 9 Constant B Register 54  57 Counter 10 Constant B Register 56  59 Not Used Digital Input Register 58  58 Not Used Digital Output Register 5A  5D Not Used Interrupt Vector Register 5C  5C Test 5E	3D	Counter 7 Cons	stant A Register	3C
43         Counter 10 Constant A Register         42           45         Counter 1 Constant B Register         44           47         Counter 2 Constant B Register         46           49         Counter 3 Constant B Register         48           4B         Counter 4 Constant B Register         4A           4D         Counter 5 Constant B Register         4C           4F         Counter 6 Constant B Register         4E           51         Counter 7 Constant B Register         50           53         Counter 8 Constant B Register         52           55         Counter 9 Constant B Register         54           57         Counter 10 Constant B Register         56           59         Not Used¹         Digital Input Register         58           5B         Not Used¹         Digital Output Register         5A           5D         Not Used¹         Interrupt Vector Register         5C           5F         5E	3F	Counter 8 Cons	stant A Register	3E
45 Counter 1 Constant B Register 44  47 Counter 2 Constant B Register 46  49 Counter 3 Constant B Register 48  4B Counter 4 Constant B Register 4A  4D Counter 5 Constant B Register 4C  4F Counter 6 Constant B Register 4E  51 Counter 7 Constant B Register 50  53 Counter 8 Constant B Register 52  55 Counter 9 Constant B Register 54  57 Counter 10 Constant B Register 56  59 Not Used Digital Input Register 58  58 Not Used Digital Output Register 5A  5D Not Used Interrupt Vector Register 5C  5E 5E	41	Counter 9 Cons	stant A Register	40
47 Counter 2 Constant B Register 46  49 Counter 3 Constant B Register 48  4B Counter 4 Constant B Register 4A  4D Counter 5 Constant B Register 4C  4F Counter 6 Constant B Register 4E  51 Counter 7 Constant B Register 50  53 Counter 8 Constant B Register 52  55 Counter 9 Constant B Register 54  57 Counter 10 Constant B Register 56  59 Not Used¹ Digital Input Register 58  5B Not Used¹ Digital Output Register 5A  5D Not Used¹ Interrupt Vector Register 5C  5E 5E	43	Counter 10 Con	stant A Register	42
49 Counter 3 Constant B Register 48  4B Counter 4 Constant B Register 4A  4D Counter 5 Constant B Register 4C  4F Counter 6 Constant B Register 4E  51 Counter 7 Constant B Register 50  53 Counter 8 Constant B Register 52  55 Counter 9 Constant B Register 54  57 Counter 10 Constant B Register 56  59 Not Used Digital Input Register 58  5B Not Used Digital Output Register 5A  5D Not Used Interrupt Vector Register 5C  5F SE	45	Counter 1 Constant B Register		44
4B         Counter 4 Constant B Register         4A           4D         Counter 5 Constant B Register         4C           4F         Counter 6 Constant B Register         4E           51         Counter 7 Constant B Register         50           53         Counter 8 Constant B Register         52           55         Counter 9 Constant B Register         54           57         Counter 10 Constant B Register         56           59         Not Used¹         Digital Input Register         58           5B         Not Used¹         Digital Output Register         5A           5D         Not Used¹         Interrupt Vector Register         5C           5F         5E	47	Counter 2 Constant B Register		46
4D         Counter 5 Constant B Register         4C           4F         Counter 6 Constant B Register         4E           51         Counter 7 Constant B Register         50           53         Counter 8 Constant B Register         52           55         Counter 9 Constant B Register         54           57         Counter 10 Constant B Register         56           59         Not Used¹         Digital Input Register         58           5B         Not Used¹         Digital Output Register         5A           5D         Not Used¹         Interrupt Vector Register         5C           5F         5E	49	Counter 3 Constant B Register		48
4F         Counter 6 Constant B Register         4E           51         Counter 7 Constant B Register         50           53         Counter 8 Constant B Register         52           55         Counter 9 Constant B Register         54           57         Counter 10 Constant B Register         56           59         Not Used¹         Digital Input Register         58           5B         Not Used¹         Digital Output Register         5A           5D         Not Used¹         Interrupt Vector Register         5C           5F         5E	4B	Counter 4 Constant B Register		4A
51         Counter 7 Constant B Register         50           53         Counter 8 Constant B Register         52           55         Counter 9 Constant B Register         54           57         Counter 10 Constant B Register         56           59         Not Used¹         Digital Input Register         58           5B         Not Used¹         Digital Output Register         5A           5D         Not Used¹         Interrupt Vector Register         5C           5F         5E	4D	Counter 5 Constant B Register		4C
53         Counter 8 Constant B Register         52           55         Counter 9 Constant B Register         54           57         Counter 10 Constant B Register         56           59         Not Used¹         Digital Input Register         58           5B         Not Used¹         Digital Output Register         5A           5D         Not Used¹         Interrupt Vector Register         5C           5F         5E	4F	Counter 6 Constant B Register		4E
55 Counter 9 Constant B Register 54  57 Counter 10 Constant B Register 56  59 Not Used¹ Digital Input Register 58  5B Not Used¹ Digital Output Register 5A  5D Not Used¹ Interrupt Vector Register 5C  5F 5E	51	Counter 7 Constant B Register		50
57 Counter 10 Constant B Register 56  59 Not Used¹ Digital Input Register 58  5B Not Used¹ Digital Output Register 5A  5D Not Used¹ Interrupt Vector Register 5C  5F 5E	53	Counter 8 Constant B Register		52
59 Not Used¹ Digital Input Register  58  5B Not Used¹ Digital Output Register  5A  5D Not Used¹ Interrupt Vector Register  5F  5E	55	Counter 9 Constant B Register		54
58 Not Used Register  5B Not Used Pigital Output Register  5D Not Used Interrupt Vector Register  5F SE	57	Counter 10 Constant B Register		56
5B     Not Used¹     Digital Output Register     5A       5D     Not Used¹     Interrupt Vector Register     5C       5F     5E	59	I NOLUSEO I º ' I		58
5D Not Used <sup>1</sup> Interrupt Vector Register 5E	5B	Not Used <sup>1</sup> Digital Output		5A
5F 5E	5D	Not Used <sup>1</sup> Interrupt Vector		5C
Not Used	5F ↓ 7F	Not Used <sup>1</sup>		5E ↓ 7E

<sup>1.</sup> The IOS-482 will return 0 for all addresses that are "Not Used".

# 10

#### **CONTROL REGISTERS**

**CAUTION:** Bit 0 of the Board Control Register must be set correctly for proper module operation.

**Table 3.3:** Board Control Register

1. All bits labeled "Not Used" and the Software Reset bit will return logic "0" when read.

#### Board Control Register (Read/Write)- (Base + 00H)

This read/write register is used to identify the IOS48x model, set the carrier operational frequency, and for software reset. The function of each of the board control register bits is described in Table 3.3. This register can be read or written with either 8-bit or 16-bit data transfers. A power-up or system reset sets board control register bit 0 to logic 0.

BIT	FUNCTION
0	IOS Carrier Clock Speed (Read/Write Bit) 0 = 8MHz Carrier 1 = 32MHz Carrier This bit must be set correctly for proper operation.
1 to 7	Not Used <sup>1</sup>
10, 9, 8	Identify IOS48x model. (Read Only Bits)  111 = IOS-482  100 = IOS-483  001 = IOS-484
11 to 14	Not Used <sup>1</sup>
15	Software Reset: Write logic "1" to this bit to reset the IOS-482.1

### Interrupt Status/Clear Register (Read/Write) - (Base +02H)

This read/write register is used to determine the pending status of the Counter/Timer interrupts, and release pending interrupts

The Counter/Timer interrupt status/clear bits 0 to 9 reflect the status of each of the Counter/Timers. A "1" bit indicates that an interrupt is pending for the corresponding counter/timer. The Counter/Timer and its corresponding interrupt Pending/Clear bits are as shown in Table 3.4.

 Read of this bit reflects the interrupt pending status of the counter timer logic.

0 = Interrupt Not Pending 1 = Interrupt Pending

Write a logic "1" to this bit to release a counter timer pending interrupt. A
counter timer pending interrupt can also be released by disabling
interrupts via bit-15 of the Counter Control registers.

#### **CONTROL REGISTERS**

**Table 3.4:** IOS-482 Counter/Timer Interrupt Status/Clear

1. All bits labeled "Not Used" will return logic "0" when read.

BIT	FUNCTION
0	Counter/Timer 1 Interrupt Pending/Clear
1	Counter/Timer 2 Interrupt Pending/Clear
2	Counter/Timer 3 Interrupt Pending/Clear
3	Counter/Timer 4 Interrupt Pending/Clear
4	Counter/Timer 5 Interrupt Pending/Clear
5	Counter/Timer 6 Interrupt Pending/Clear
6	Counter/Timer 7 Interrupt Pending/Clear
7	Counter/Timer 8 Interrupt Pending/Clear
8	Counter/Timer 9 Interrupt Pending/Clear
9	Counter/Timer 10 Interrupt Pending/Clear
10-15	Not Used <sup>1</sup>

11

A Counter/Timer that is not interrupt enabled will never set its interrupt status flag. A Counter/Timer interrupt can be cleared by writing a "1" to its bit position in the Interrupt Status/Clear Register (writing a "1" acts as a reset signal to clear the set state). The interrupt will be generated again, if the condition which caused the interrupt to occur remains. Writing "0" to a bit location has no effect. That is, a pending interrupt will remain pending.

Writing to this register is possible via 16-bit or 8-bit data transfers.

A power-up or system reset clears all interrupts, setting all bits in the Interrupt Status/Clear Register to logic "0".

### Counter Trigger Register (Write) - (Base + 04H)

This register is used to implement software triggering for all counter/timers. Writing a 1 to the counter's corresponding trigger bit of this register will cause the counter function to be triggered. Table 3.5 identifies the trigger bit location corresponding to each of the counters. The contents of this register are not stored and merely act to trigger the corresponding counters.

BIT	FUNCTION
0	Counter 1 Trigger <sup>1</sup>
1	Counter 2 Trigger <sup>1</sup>
2	Counter 3 Trigger <sup>1</sup>
3	Counter 4 Trigger <sup>1</sup>
4	Counter 5 Trigger <sup>1</sup>
5	Counter 6 Trigger <sup>1</sup>
6	Counter 7 Trigger <sup>1</sup>
7	Counter 8 Trigger <sup>1</sup>
8	Counter 9 Trigger <sup>1</sup>
9	Counter 10 Trigger <sup>1</sup>
10-15	Not Used <sup>1</sup>

**Table 3.5:** IOS-482 Counter Trigger Register

1. All bits will return logic "0" when read.

#### **CONTROL REGISTERS**

Triggering may be used to initiate quadrature position measurement, pulse width modulation, watchdog timer (initiates countdown), event counting, frequency measurement, pulse-width measurement, period measurement, or one-shot.

Writing to this register is possible via 16-bit or 8-bit data transfers.

#### Counter Stop Register (Write) - (Base + 06H)

This register is used to stop the counters of one or a group of Counter/Timers. Writing a 1 to the counter's corresponding stop bit of this register will cause the counter to be disabled. That is, bits 2, 1, and 0 of the counter control register are cleared to "000" thus disabling the counter. Table 3.6 identifies the stop bit location corresponding to each of the counters. The bits of this register are not stored and merely act to stop the corresponding counter when set logic high.

**Table 3.6:** IOS-482 Counter Stop Register

1. All bits will return logic "0" when read.

BIT	FUNCTION
0	Counter 1 Stop <sup>1</sup>
1	Counter 2 Stop <sup>1</sup>
2	Counter 3 Stop <sup>1</sup>
3	Counter 4 Stop <sup>1</sup>
4	Counter 5 Stop <sup>1</sup>
5	Counter 6 Stop <sup>1</sup>
6	Counter 7 Stop <sup>1</sup>
7	Counter 8 Stop <sup>1</sup>
8	Counter 9 Stop <sup>1</sup>
9	Counter 10 Stop <sup>1</sup>
10-15	Not Used <sup>1</sup>

Writing to this register is possible via 16-bit or 8-bit data transfers.

#### Counter Read Back Register (Read Only)

This read-only register is a dynamic function register that returns the current value held in the counter. It is updated with the value stored in the internal counter each time it is read.

The internal counter is generally initialized with the value in the Counter Constant Register, and its value is incremented or decremented according to the application.

The addresses corresponding to the Counter Read Back registers are given in Table 3.2. This register must be read using 16-bit accesses.

### Counter Constant A Register (Read/Write)

Note that the Counter Constant Registers are cleared (set to 0) following a system or software reset.

This read/write register is used to store the counter/timer constant A value (initial value) for the various counting modes. It is necessary to load the constant value into the counter in one clock cycle. Thus, access to this register is allowed on a 16-bit basis, only. The addresses corresponding to the Counter Constant A registers are given in Table 3.2.

### **Counter Constant B Register (Read/Write)**

This read/write register is used to store the counter/timer constant B value. It is necessary to load the constant value into the counter in one clock cycle. Thus, a 16-bit write access is required. The addresses corresponding to the Counter Constant B registers are given in Table 3.2.

#### Digital Input Register (Read) - (Base + 58H)

This 8-bit read only register contains the value of the Digital TTL inputs. A read value of one symbolizes a logic "high" while a value of zero represents a logic "low". Table 3.7 identifies the position of the available input bits.

BIT	FUNCTION
0	Dln1 <sup>1</sup>
1	Dln2 <sup>1</sup>
2-7	Not Used <sup>2</sup>

Reading this register is possible via 16-bit or 8-bit data transfers.

### Digital Output Register (Read/Write) – (Base + 5AH)

This 8-bit read/write register contains the value of the Digital TTL outputs. To set a digital output "high" write a one to the proper bit position. To set the value logic "low" write a zero to the proper bit. On power-up output bits are initialized to logic "1". Table 3.8 identifies the position of the available output bits.

BIT	FUNCTION
0	DOut1 <sup>1</sup>
1	DOut2 <sup>1</sup>
2	DOut3 <sup>1</sup>
3	DOut4 <sup>1</sup>
4	DOut5 <sup>1</sup>
5	DOut6 <sup>1</sup>
6-7	Not Used <sup>2</sup>

Writing to this register is possible via 16-bit or 8-bit data transfers. A software or hardware reset will set bits 0 to 5 to logic "1".

#### CONTROL REGISTERS

**Table 3.7:** IOS-482 Digital Input Register

- 1. Digital Input bits will read logic "1" if left unconnected.
- 2. All bits labeled "Not Used" will return logic "0" when read.

**Table 3.8:** IOS-482 Digital Input Register

- 1. Bit is initialized to logic "1".
- 2. All bits labeled "Not Used" will return logic "0" when read.

#### Interrupt Vector Register (Read/Write) - (Base + 5CH)

The Interrupt Vector Register maintains an 8-bit interrupt pointer for all channels configured as input channels. The Vector Register can be written with an 8-bit interrupt vector as seen in Table 3.9. This vector is provided to the carrier and system bus upon an active INTSEL\* cycle. Reading or writing to this register is possible via 16-bit or 8-bit data transfers.

**Table 3.9:** IOS-482 Interrupt Vector Register

Interrupt Vector Register							
MSB							LSB
07	06	05	04	03	02	01	00

Interrupts are released on access to the Interrupt Status register. Issue of a software or hardware reset will clear the contents of this register to 0.

# COUNTER CONTROL REGISTER

### Counter Control Register (Read/Write)

This register is used to configure counter/timer functionality. It defines the counter mode, output polarity, input polarity, clock source, debounce enable, and interrupt enable.


The IOS-482 has ten 16-bit Counter/Timers. The memory map addresses corresponding to the control registers are given in Table 3.2. The Counter Control Register is cleared (set to 0) following a reset, thus disabling the counter/timer. Reading or writing to this register is possible via 16-bit or 8-bit data transfers.

Eight modes of operation are provided: quadrature position measurement, pulse width modulation, watchdog timer, event counting, frequency measurement, pulse width measurement, period measurement, and one-shot pulse mode. The following sections describe the features of each method of operation and how to best use them.

#### **Quadrature Position Measurement**

The counter/timers may be used to perform position measurements from quadrature motion encoders. Bits 2 to 0 of the Counter Control Register set to logic "001" configure the counter for quadrature measurement.

A quadrature encoder can have up to three channels: A, B, and Index. When channel A leads channel B by 90° in a quadrature cycle, the counter increments. When channel B leads channel A by 90° in a quadrature cycle, the counter decrements. The number of increments or decrements per cycle depends on the type of encoding: X1, X2, or X4.



An X1 encoding Increment occurs on the rising edge of channel A when channel A leads channel B. An X1 encoding decrement occurs on the falling edge of channel A when channel B leads channel A.

For X2 encoding, two increments or decrements (on each edge of channel A) result from each cycle. The counter increments when A leads B and decrements when B leads A.

For X4 encoding, four increments or decrements (on each edge of channel A and B) result from each cycle. The counter increments when A leads B and decrements when B leads A.

Quadrature measurement must be triggered internally via the Counter Trigger Register at the base address + offset 04H. An initial software trigger starts quadrature position measurement operation.

InA and InB input signals are used to input the channel A and channel B input signals, respectively. The counter will increment when channel A leads channel B and will decrement when channel B leads channel A. Three rates of increments and decrements are available X1, X2, and X4 which are programmed via counter timer control register bits 5 and 4. Channel B is enabled for input by setting bit-6 to a logic "1".

InC can be used for the Index signal. Encoders that have an index channel can cause the counter to reload with the Counter Constant B value in a specified phase of the quadrature cycle. Reload can be programmed to occur in any one of the four phases in a quadrature cycle. You must ensure that the Index channel is high during at least a portion of the phase you specify for reload. The phase can be selected via the counter timer control register bits 9, 8, and 7 as seen in Table 3.10.

## COUNTER CONTROL REGISTER

Counter Timer Module

Figure 3.1: Shows a quadrature cycle and the resulting increments and decrements for X1, X2, and X4 encoding.

### QUADRATURE POSITION MEASUREMENT

**Table 3.10:** Counter Control Register (Quadrature Position Measurement)

1. The default state of the output pin is high (output has pullup resistor installed). Bit 3 specifies the active output polarity when the output is driven.

The quadrature measurement value can be read from the Counter Read Back Register.

An interrupt can be generated upon index reload, or when the counter value equals the constant value stored in the Counter Constant A Register. Interrupts must be enabled via the interrupt enable bit-15 of the Counter Control Register. The interrupt type must also be selected via bits 10 and 11 of the Counter Control Register. The interrupt will remain pending until released by setting the required bit of the Counter/Timer Interrupt Status/Clear register or setting bit-15 of the Counter Control register to "0". Note that interrupts in Quadrature Position Measurement are generated whenever the interrupt conditions exists. If a pending interrupt is cleared, but the interrupt conditions still exists, another interrupt will be generated.

Bit(s)	FUNCT	ION
2,1,0	Specifie	es the Counter Mode:
	001	Quadrature Position Measurement
3	Output	Polarity (Output Pin ACTIVE Level):
	0	Active LOW (Default) <sup>1</sup>
	1	Active HIGH
5, 4	InA / Ch	nannel A
	00	Disabled (Default)
	01	X1 Encoding
	10	X2 Encoding
	11	X4 Encoding
6	InB / Ch	nannel B
	0	Disabled (Default)
	1	Enabled
9,8,7	InC / Index: Channel Interrupt/Reload occurs when Index signal=1 and the A & B input signals are as selected belo See Control bits 11 & 10 for additional interrupt/load control.	
	000	Disabled (Default) 101, 110, and 111 also Disable
	001	A = 0 , B = 1
	010	A = 1, B = 0
	011	A = 1 , B = 1
	100	A = 0, $B = 0$
11,10	Interrup	t Condition Select
	00	No Interrupt Selected
	01	Interrupt on counter equal Constant A Register.
	10	Interrupt on Index and reload on Index
	11	Interrupt on Index but do not reload counter on Index.
12	Not Use	ed (bit reads back as 0)
13	Input De	ebounce Enable
	0	Disabled (Default) – No Debounce Applied to any Input.
	1	Enabled – Reject A, B, or Index Pulses less than or equal to 2.5μs.
14		ed (bit reads back as 0)
15	Interrup	t Enable
	0	Disable Interrupt Service (Default)
	1	Enable Interrupt Service

17

The Counter Control register bits 11 and 10 are used to control the operation of the counter output signal. With bits 11 and 10 set to "01", the output signal will be driven active while the counter equals the counter Constant A value. With bit 11 set to logic "1" the output signal will be driven active while the index condition remains true.

Encoder output signals can be noisy. It is recommended that the InA, InB, and InC input signals be debounced by setting bit-13 of the Counter Control register to logic "1". Noise transitions less than  $2.5\mu s$  will be removed with debounce enabled.

COUNTER CONTROL REGISTER

QUADRATURE POSITION MEASUREMENT

# 18 \_

## COUNTER CONTROL REGISTER

#### **Pulse Width Modulation**

Pulse width modulated waveforms may be generated at the counter timer output. The pulse width modulated waveform is generated continuously. Pulse Width Modulation generation is selected by setting Counter Control Register bits 2 to 0 to logic "010".

Counter Constant A value controls the time until the pulse goes active. The duration of the pulse is set via the Counter Constant B register. Note that a high pulse will be generated if active high output is selected while a low pulse will be generated if active low output is selected.

The counter goes through a countdown sequence for each Counter Constant value. When the 0 count is detected, the output toggles to the opposite state. Then the second Counter Constant value is loaded into the counter, and countdown resumes, decrementing by one for each rising edge of the clock selected via Control Register bits 12, 11, and 10. For example, a counter constant value of 3 will provide a pulse duration of 3 clock cycles of the selected clock. Note, when the maximum internal clock frequency is selected (8MHz or 32MHz), a delay of one extra clock cycle will be added to the counter constant value.

InA can be used as a Gate-Off signal to stop and start the counter and thus the pulse-width modulated output. When InA is enabled via bits 5 and 4 of the control register for active low Gate-Off input, a logic low input will enable pulse-width modulation counting while a logic high will stop PWM counting. When InA is enabled for active high Gate-Off operation, a logic high will enable PWM counting while a logic low will stop PWM counting.

InB can be used to input an external clock for use in PWM. Bits 7 and 6 must be set to either logic "01" or "10". Additionally, the clock source bits 12, 11, and 10 must be set to logic "101" to enable external clock input. PWM can alternatively be internally clocked using control register bits 12, 11, and 10. Available frequencies vary depending on the carrier operational frequency.

InC can be used to externally trigger Pulse Width Modulation generation. Additionally PWM can be triggered internally via the Counter Trigger Register at the base address + offset 04H. An initial trigger, software or external, causes the pulse width modulated signal to be generated. After an initial trigger do not issue additional triggers. Triggers issued while running will cause the Constant A and B values to load at the wrong time. In addition, changing the Control register setting while running can also cause the Constant A and B values to load at the wrong time.

19

If the Interrupt Enable bit of the Counter Control Register is set (bit 15), an interrupt is generated when the output pulse transitions from low to high and also for transitions from high to low. Thus, an interrupt is generated at each pulse transition.

Bit(s)	FUNCT	ION		
2,1,0	Specifie	es the Counter Mode:		
	010	Pulse Width Modulatio	n	
3	Output	Polarity (Output Pin AC	TIVE Level):	
	0	Active LOW (Default) <sup>1</sup>		
	1	Active HIGH		
5, 4	InA Pol	arity / Gate-Off Polarity		
	00	Disabled (Default)		
	01	Active LOW In A=0 Counter is In A=1 Counter is		
	10	Active HIGH In A=0 Counter is In A=1 Counter is		
	11	Disabled		
7, 6	InB Pol	arity / External Clock Inp	out	
	00	Disabled (Default)		
	01	External Clock Enable		
	10	External Clock Enable	ed	
	11	Disabled		
9,8	InC Pol	arity / External Trigger		
	00	Disabled (Default)		
	01	Active LOW External Trigger		
	10	Active HIGH External Trigger		
	11	Disabled		
12,11,10	Clock S			
	-	Operational Freq.	8MHz	32MHz
	000	Internal @ (Default)	0.5MHz	2MHz
	001	Internal @	1MHz	4MHz
	010	Internal @	2MHz	8MHz
	011	Internal @	4MHz	16MHz
	100	Internal @	8MHz	32MHz
	101	External Clock	Up to 2MHz	Up to 8MHz
13	Input D	ebounce Enable		
	0	Disabled (Default) – No Debounce Applied to any Input.  Enabled – Reject Gate-Off or Trigger Pulses (noise)		
	1	less than or equal to 2	2-On or ringgern 2.5us.	Pulses (noise)
14	Not Use	ed (bit reads back as 0)	- p	
15		t Enable		
	0	Disable Interrupt Servi	ice (Default)	
	1	Enable Interrupt Servi	се	

## COUNTER CONTROL REGISTER

## PULSE WIDTH MODULATION

**Table 3.11:** Counter Control Register (Pulse Width Modulation)

1. The default state of the output pin is high (output has pullup installed). Bit 3 specifies the active output polarity when the output is driven.

2. The available clock sources are determined by the operational frequency of the carrier board. For an 8MHz carrier, bit 0 of the Board Control Register located at the base address plus an offset of 0H must be set low. For a 32MHz carrier, the bit must be set high.



#### **Watchdog Timer Operation**

The watchdog operation counts down from a programmed (Counter Constant A) value until it reaches 0. While counting, the counter output will be in its active state (the output polarity is programmable). Upon time-out, the counter output will return to its inactive state, and an optional interrupt may be generated. Watchdog operation is selected by setting Counter Control Register bits 2 to 0 to logic "011".

A timed-out watchdog timer will not re-cycle until it is reloaded and then followed with a new trigger. Failure to cause a reload would generate an automatic time-out upon re-triggering, since the counter register will contain the 0 it previously counted down to.

InA input can be used to reload the counter with the Constant A register value. InA reload input is enabled via Control register bits 5 and 4. The counter can also be reloaded via a software write to the Counter Constant A register. Writing to the Counter Constant A register will load the value directly into the counter even if watchdog counting is actively counting down.

InB can be used to input an external clock for watchdog timing. Bits 7 and 6 must be set to either logic "01" or "10". Additionally, the clock source bits 12, 11, and 10 must be set to logic "101" to enable external clock input. The timer can alternatively be internally clocked using control register bits 12, 11, and 10. Available frequencies vary depending on carrier operational frequency.

InC can be used to either continue/stop watchdog counting or as an external trigger input. When control register bits 9 and 8 are set to logic "11", InC functions as a Continue/Stop signal. When the Continue/Stop signal is high the counter continues counting (when low the counter stops counting). Alternately, when control register bits 9 and 8 are set to logic "01" or "10", the InC input functions as an external trigger input. The watchdog timer may also be internally triggered (via the Trigger Control Register at the base address + offset 04H).

When triggered, the counter/timer contents are decremented by one for each clock cycle, until it reaches 0, upon which a watchdog timer time-out occurs. For example, a counter constant value of 30 will provide a time-out delay of 30 clock cycles of the selected clock. However, due to the asynchronous relationship between the trigger and the selected clock, one clock cycle of error can be expected. The counter can be read from the Counter Read Back register at any time during watchdog operation.

Upon time-out, the counter output pin returns to its inactive state. The IOS-482 will also issue an interrupt upon detection of a count value equal to 0, if enabled via bit-15 of the Counter Control Register. This could be useful for alerting the host that a watchdog timer time-out has occurred and may need to be reinitialized. The interrupt will remain pending until the watchdog timer is reinitialized and the interrupt is released by setting the required bit of the Counter/Timer Interrupt Status/Clear register.

Bit(s)	FUNCT	ION		
2,1,0	Specifie	s the Counter Mode:		
	011	Watchdog Function		
3	Output	Polarity (Output Pin AC	ΓΙVE Level):	
	0	Active LOW (Default) <sup>1</sup>		
	1	Active HIGH		
5, 4	InA Pola	rity / Counter Reload		
	00	Disabled (Default)		
	01	Active LOW In A=0 Counter Re In A=1 Inactive Sta		
	10	Active HIGH In A=0 Inactive Sta In A=1 Counter Re	ate einitialized	
	11	Disabled		
7, 6		arity / External Clock Inp	out	
	00	Disabled (Default)		
	01	External Clock Enable		
	10	External Clock Enable	d	
	11	Disabled		
9,8		arity / External Trigger		
	00	Disabled (Default) Active LOW Trigger		
	01	Active LOW Trigger Active HIGH Trigger		
	10 11	Gate-Off (Continue when high/Stop when low)		
12,11,10	Clock S		ien nign/stop wi	ien iow)
12,11,10			OMI I-	221411-
		Operational Freq.	8MHz	32MHz
	000	Internal @ (Default)	0.5MHz	2MHz
	001	Internal @	1MHz	4MHz
	010	Internal @	2MHz	8MHz
	011	Internal @	4MHz	16MHz
	100	Internal @	8MHz	32MHz
13	101	External Clock	Up to 2MHz	Up to 8MHz
13	•	ebounce Enable Disabled (Default) – N	a Dahaunga Ani	plied to any
	0	Input.		,
	1	Enabled – Reject Reinitialize or Trigger Pulses (noise) less than or equal to 2.5μs.		
14	Not Use	ed (bit reads back as 0)		
15	Interrup	t Enable		
	0	Disable Interrupt Servi	` ,	
	1	Enable Interrupt Service		

IOS-482 I/O Server Module User's Manual

# COUNTER CONTROL REGISTER

# WATCHDOG TIMER OPERATION

**Table 3.12:** Counter Control Register (Watchdog Timer)

1. The default state of the output pin is high (output has pullup installed). Bit 3 specifies the active output polarity when the output is driven.

2. The available clock sources are determined by the operational frequency of the carrier board. For an 8MHz carrier, bit 0 of the Board Control Register located at the base address plus an offset of 0H must be set low. For a 32MHz carrier, the bit must be set high.

22

## COUNTER CONTROL REGISTER

#### **Event Counting Operation**

Positive or negative polarity events can be counted. Event Counting is selected by setting Counter Control Register bits 2 to 0 to logic "100" and setting bits 12 to 10 to logic "000".

Input pulses or events occurring at the input InB of the counter will increment the counter until it reaches the Counter Constant A value. Upon reaching the count limit, an output pulse of  $1.75\mu s$  will be generated at the counter output pin, and an optional interrupt may be generated. Additionally, the internal event counter is cleared. The counter will continue counting, again from 0, until it reaches the Counter Constant A value. Once triggered, event counting will continue until disabled via Control register bits 2 to 0.

InA can be used as a Gate-Off signal to stop and start event counting. When InA is enabled via bits 5 and 4 of the control register for active low Gate-Off input, a logic low input will enable event counting while a logic high will stop event counting. When InA is enabled for active high Gate-Off operation, a logic high will enable event counting while a logic low will stop event counting.

InB is used as the event input signal. Active high or low input events can be selected via Control register bits 7 and 6. A minimum event pulse width (InB) of 125ns is required for correct pulse detection with input debounce disabled. Programmable clock selection is not available in event counter mode.

InC can be used to either control up/down counting or as an external trigger input. When control register bits 9 and 8 are set to logic "11", InC functions as an Up/Down signal. When the Up/Down signal is high the counter is in the count down mode (when low the counter counts up). The counter will not count down below a count of zero. Alternately, when control register bits 9 and 8 are set to logic "01" or "10", the InC input functions as an external trigger input. Event counting may also be internally triggered (via the Trigger Control Register at the base address + offset 04H).

The Counter Constant A Register holds the count-to value (constant). Reading the Counter Read Back Register will return the current count (variable). **The Counter Constant A value must not be left as 0**. The counter upon trigger starts counting from 0 and since the counter would match the count-to value the counter resets and starts counting from zero again.

If the Interrupt Enable bit of the Counter Control Register is set (bit 15), an interrupt is generated when the number of input pulse events is equal to the Counter Constant A register value. The internal counter is then cleared and will continue counting events until the counter constant A value is again reached and a new interrupt generated. An interrupt will remain pending until released by setting the required bit of the Counters Interrupt Status/Clear register at the base address + offset 02H. A pending interrupt can also be cleared, by setting Control register bit-15 to logic low.

Bit(s)	FUNCT	ION	
2,1,0	Specifie	es the Counter Mode:	
	100	Event Counting	
3	Output	Polarity (Output Pin ACTIVE Level):	
	0	Active LOW (Default) <sup>1</sup>	
	1	Active HIGH	
5, 4	InA Pol	arity / Gate-Off	
	00	Disabled (Default)	
	01	Active LOW In A=0: Continue Counting In A=1: Stop Counting	
	10	Active HIGH In A=0: Stop Counting In A=1: Continue Counting	
	11	Disabled	
7, 6	InB Pol	Polarity / Event Input	
	00	Disabled (Default)	
	01	Active LOW Events	
	10	Active HIGH Events	
	11	Disabled	
9,8		InC Polarity / External Trigger	
	00	Disabled (Default)	
	01	Active LOW Trigger	
	10	Active HIGH Trigger	
	11	Up when logic low /Down when logic high Count Control	
12,11,10		s the Counter Mode:	
	000	Event Counting	
13	Input De	ebounce Enable	
	0	Disabled (Default) – No Debounce Applied to any Input.	
	1	Enabled – Reject Gate-Off, Event Input, Up/Down or Trigger Pulses (noise) less than or equal to 2.5μs.	
14		ed (bit reads back as 0)	
15	Interrup	t Enable	
	0	Disable Interrupt Service (Default)	
	1	Enable Interrupt Service	

# EVENT COUNTING OPERATION

**Table 3.13:** Counter Control Register (Event Counting)

1. The default state of the output pin is high (output has pullup installed). Bit 3 specifies the active output polarity when the output is driven.

#### **Frequency Measurement Operation**

Frequency Measurement is selected by setting Counter Control Register bits 2 to 0 to logic "100" and setting bits 12 to 10 to logic "111". The counter counts how many InB edges (low to high or high to low) are received during the InA enable interval. The frequency is the number of counts divided by the duration of the InA enable signal.

InA is used as an enable signal to start frequency measurement. The InA signal must be a pulse of known width. When InA is configured (via bits 5 and 4 of the control register) as an active low enable input, a logic low input will enable frequency measurement while a logic high will stop frequency measurement. When InA is configured as an active high enable signal, a logic high will enable frequency measurement while a logic low will stop frequency measurement.

InB is used to input the signal whose frequency is to be measured. Input pulses occurring at input InB of the counter are counted while the enable signal present on InA is active. When the InA signal goes inactive, the counter output will generate a  $1.75\mu s$  output pulse and an optional interrupt.

InC can be used as an external trigger input. When control register bits 9 and 8 are set to logic "01" or "10", the InC input functions as an external trigger input. Frequency measurement may also be internally triggered (via the Trigger Control Register at the base address + offset 04H). An initial trigger, software or external, starts frequency measurement upon the active edge of the InA enable signal.

The Counter Constant A Register is not used for frequency measurement. Do not write to this register while the counter is actively counting since this will cause the counter to be loaded with the Constant A value.

Reading the Counter Read Back Register will return the current count (variable). A minimum event pulse width (InB) is required for correct pulse detection with input debounce disabled. A carrier operating at 8MHz requires an 125ns event pulse, while a carrier operating at 32MHz requires an 31.25ns event pulse. With debounce enabled, a minimum event pulse width of  $2.5\mu s$  is required for correct pulse detection. Programmable clock selection is not available for frequency measurement.

If the Interrupt Enable bit-15 of the Counter Control Register is set, an interrupt is generated when the input InA enable pulse goes inactive. An interrupt will remain pending until released by setting the required bit of the Interrupt Status/Clear register at the base address + offset 02H. A pending interrupt can also be cleared, by setting the Counter Control register bit-15 to logic low.

Bit(s)	FUNCT	
2,1,0	Specifie	es the Counter Mode:
l	100	Frequency Measurement
3	Output	Polarity (Output Pin ACTIVE Level):
	0	Active LOW (Default) <sup>1</sup>
	1	Active HIGH
5, 4	InA Pola	arity / Enable Pulse of Known Width
	00	Disabled (Default)
	01	Active LOW Pulse
	10	Active HIGH Pulse
l	11	Disabled
7, 6	InB Pola	arity / Signal Measured/Counted
	00	Disabled (Default)
	01	Active LOW Pulse Counted
	10	Active HIGH Pulse Counted
	11	Disabled
9,8	InC Pola	arity / External Trigger
	00	Disabled (Default)
	01	Active LOW Trigger
	10	Active HIGH Trigger
<u> </u>	11	Disabled
12,11,10	Specifie	es the Counter Mode:
l	111	Frequency Measurement
13	Input De	ebounce Enable
	0	Disabled (Default) – No Debounce Applied to any Input.
	1	Enabled – Reject Frequency Input Enable, or Trigger Pulse (noise) less than or equal to 2.5µs.
14	Not Use	ed (bit reads back as 0)
15	Interrup	t Enable
	0	Disable Interrupt Service (Default)
	1	Enable Interrupt Service

### FREQUENCY MEASUREMENT OPERATION

**Table 3.14:** Counter Control Register (Frequency Measurement)

1. The default state of the output pin is high (output has pullup resistor installed). Bit 3 specifies the active output polarity when the output is driven.



#### **Input Pulse Width Measurement**

Setting bits 2 to 0 of the Counter Control Register to logic "101" configures the counter for pulse-width measurement. After pulse-width measurement is triggered, the first input pulse is measured.

InA is used to input the pulse to be measured. An active low or high pulse can be measured.

InB can be used to input an external clock for Pulse-Width Measurement. Bits 7 and 6 must be set to either logic "01" or "10". Additionally, the clock source bits 12, 11, and 10 must be set to logic "101" to enable external clock input. Pulse Width Measurement can alternatively be internally clocked using control register bits 12, 11, and 10. Available frequencies vary depending on carrier operational frequency.

InC can be used to externally trigger Pulse Width Measurement. Additionally, Pulse Width Measurement can be triggered internally via the Counter Trigger Register at the base address + offset 04H. An initial trigger, software or external, starts pulse width measurement at the beginning of the next active pulse.

For pulse-width measurement, the pulse-width being measured serves as an enable control for an up-counter whose value can be read from the Counter Read Back Register. When triggered, the counter is reset and then increments by one for each clock pulse while the input signal level remains in the active state (high or low according to the programmed polarity of input InA). The resultant pulse-width is equivalent to the count value read from the Counter Read Back Register, multiplied by the clock period. An output pulse will be generated at the counter output pin to signal the completion of a given measurement. Note that the measured pulse may be in error by  $\pm$  1 clock cycle.

Reading a counter value of 0xFFFF hex indicates that the pulse duration is longer than the current counter size and clock frequency can measure. Upon reading of this overflow value you must select a slower frequency and re-measure.

An interrupt can be generated upon completion of a given pulse width measurement (the pulse has returned to the opposite polarity), if enabled via the interrupt enable bit of the Counter Control Register (bit 15). The interrupt will remain pending until released by setting the required bit of the Interrupt Status/Clear register at the base address + offset 02H. A pending interrupt can also be cleared, by setting the Counter Control register bit-15 to logic low.

Bit(s)	FUNCT	ION		
2,1,0	Specifie	es the Counter Mode:		
	101	Pulse-Width Measure	ment	
3	Output Polarity (Output Pin ACTIVE Level):			
	0	Active LOW (Default)	· · · · · ·	
	1	Active HIGH		
5, 4	InA Pol	nA Polarity / Pulse Polarity to be Measured		
	00	Disabled (Default)		
	01	Active LOW Pulse is I	Measured	
	10	Active HIGH Pulse is	Measured	
	11	Disabled		
7, 6	InB Pol	arity / External Clock Inp	put	
	00	Disabled (Default)		
	01	External Clock Enable		
	10	External Clock Enable	ed	
	11	Disabled		
9,8	InC Polarity / External Trigger			
	00	Disabled (Default)		
	01	Active LOW Trigger		
	10	Active HIGH Trigger		
10.11.10	11	Disabled		
12,11,10	Clock Source <sup>2</sup>			
		Operational Freq.	8MHz	32MHz
	000	Internal @ (Default)	0.5MHz	2MHz
	001	Internal @	1MHz	4MHz
	010	Internal @	2MHz	8MHz
	011	Internal @	4MHz	16MHz
	100	Internal @	8MHz	32MHz
	101	External Clock	Up to 2MHz	Up to 8MHz
13	Input D	ebounce Enable		
	0	Disabled (Default) – N	lo Debounce Ap	plied to any
		Input. Enabled – Reject Inpu	ıt Pulse Measure	ed or Trigger
	1	Pulses (noise) less the Debounce will add an	an or equal to 2.	5μs. <i>Using</i>
	'	Debounce will add an	error of up to 80	00ns when used
14	Not Use	for input pulse measued (bit reads back as 0)	rement.	
15		t Enable		
	0	Disable Interrupt Serv	rice (Default)	
	1	Enable Interrupt Servi		
	ı ı	Litable litterrupt Servi	00	

# INPUT PULSE WIDTH MEASUREMENT

**Table 3.15:** Counter Control Register (Input Pulse Width Measurement)

1. The default state of the output pin is high (output has pullup installed). Bit 3 specifies the active output polarity when the output is driven.

2. The available clock sources are determined by the operational frequency of the carrier board. For an 8MHz carrier, bit 0 of the Board Control Register located at the base address plus an offset of 0H must be set low. For a 32MHz carrier, the bit must be set high.

#### **Input Period Measurement**

The counter/timer may be used to measure the period of an input signal at the counter input InA. Setting bits 2 to 0 of the Counter Control Register to logic "110" configures the counter for period measurement. The first input cycle after period measurement is triggered will be measured.

InA is used to input the signal to be measured. Period measurement can be initiated on the active low or high portion of the waveform. The period of signal is the time the signal is low added to the time the signal is high, before it repeats.

InB can be used to input an external clock for period measurement. Bits 7 and 6 must be set to either logic "01" or "10". Additionally, the clock source bits 12, 11, and 10 must be set to logic "101" to enable external clock input. Period measurement can alternatively be internally clocked using control register bits 12, 11, and 10. Available frequencies vary depending on carrier operational frequency.

InC can be used to externally trigger period measurement. Additionally, Period Measurement can be triggered internally via the Counter Trigger Register at the base address + offset 04H. An initial trigger, software or external, starts period measurement at the beginning of the next active period.

The period being measured serves as an enable control for an upcounter whose value can be read from the Counter Read Back Register. When triggered the counter is reset. Then, the active polarity of InA starts period measurement. The counter increments by one for each clock pulse during the input signal period (InA). The resultant period is equivalent to the count value read from the Counter Read Back Register, multiplied by the clock period. A  $1.75\mu s$  output pulse will be generated at the counter output pin to signal the completion of a given measurement. Note that the measured period may be in error by  $\pm$  1 clock cycle.

Reading a counter value of 0xFFFF hex indicates that the pulse duration is longer than the current counter size and clock frequency can measure. Upon reading of this overflow value you must select a slower frequency and re-measure.

An interrupt can be generated upon completion of a given period measurement, if enabled via the interrupt enable bit of the Counter Control Register (bit 15). The interrupt will be generated upon completion of the first complete waveform cycle after the counter is triggered. The interrupt will occur even if an external clock is selected but no clock signal is provided on InB. The count value will be zero in this case. The interrupt, once driven active, will remain pending until released by setting the required bit of the Interrupt Status/Clear register at the base address + offset 02H. A pending interrupt can also be cleared, by setting Counter Control register bit-15 to logic low.

Bit(s)	FUNCT	ION			
2,1,0	Specifie	es the Counter Mode:			
	110	Period Measurement			
3	Output	Polarity (Output Pin AC	TIVE Level):		
	0	Active LOW (Default) <sup>1</sup>	,		
	1	Active HIGH			
5, 4	InA Pola	arity / Signal Measured			
	00	Disabled (Default)			
	01	measurement.	Active LOW portion of the signal starts period measurement.		
	10	Active HIGH portion o measurement.	f the signal start	s period	
	11	Disabled			
7, 6	InB Pola	arity / External Clock Inp	out		
	00	Disabled (Default)			
	01	External Clock Enable			
	10	External Clock Enable	ed		
	11		Disabled		
9,8		nC Polarity / External Trigger			
	00	Disabled (Default)			
	01	Active LOW Trigger			
	10	Active HIGH Trigger			
	11	Disabled			
12,11,10	Clock Source				
	Carrier	Operational Freq.	8MHz	32MHz	
	000	Internal @ (Default)	0.5MHz	2MHz	
	001	Internal @	1MHz	4MHz	
	010	Internal @	2MHz	8MHz	
	011	Internal @	4MHz	16MHz	
	100	Internal @	8MHz	32MHz	
	101	External Clock	Up to 2MHz	Up to 8MHz	
13	Input De	ebounce Enable			
	0	Disabled (Default) – N Input.	lo Debounce Ap	plied to any	
	1	Enabled – Reject Sou less than or equal to 2 an error of up to 800n measurement.	2.5μs. Using De	bounce will add	
14	Not Use	ed (bit reads back as 0)			
15	Interrup	t Enable			
	0	Disable Interrupt Serv	ice (Default)		
	1	Enable Interrupt Servi	ce		

# INPUT PERIOD MEASUREMENT

**Table 3.16:** Counter Control Register (Input Period Measurement)

1. The default state of the output pin is high (output has pullup installed). Bit 3 specifies the active output polarity when the output is driven.

2. The available clock sources are determined by the operational frequency of the carrier board. For an 8MHz carrier, bit 0 of the Board Control Register located at the base address plus an offset of 0H must be set low. For a 32MHz carrier, the bit must be set high.

#### One-Shot Pulse Mode

One-Shot pulse mode provides an output pulse that is asserted one time or repeated each time it is re-triggered. One-Shot generation is selected by setting Counter Control Register bits 2 to 0 to logic "111".

The Counter Constant A value controls the time until the pulse goes active. The duration of the pulse high or low is set via the Counter Constant B value. Note that the Constant B value defines the logic high pulse width, if active high output is selected, and a low pulse if active low output is selected.

The counter goes through a full countdown sequence for each Counter Constant value. When the 0 count is detected, on the next rising-edge of the clock, the output toggles to the opposite state, and the Counter Constant B value is loaded into the counter and countdown resumes, decrementing by one each clock cycle. For example, a counter constant value of 7 will provide a pulse duration of 7 clock cycles of the selected clock, then 125ns will be added for the count detection of 0. Note that this extra delay is only 31.25ns for 32MHz carrier operation.

InA can be used as a Gate-Off signal to stop and start the counter and, thus output. When InA is enabled via bits 5 and 4 of the control register for active low Gate-Off input, a logic low input will enable the one-shot counter while a logic high will stop the one-shot counter. When InA is enabled for active high Gate-Off operation, a logic high will enable the one-shot counter while a logic low will stop the one-shot counter.

InB can be used to input an external clock for use in one-shot. Bits 7 and 6 must be set to either logic "01" or "10". Additionally, the clock source bits 12, 11, and 10 must be set to logic "101" to enable external clock input. One-Shot pulse mode can alternatively be internally clocked via control register bits 12, 11, and 10. Available frequencies vary depending on carrier operational frequency.

InC can be used to externally trigger One-Shot pulse mode. Additionally, a one-shot pulse can be triggered internally via the Counter Trigger Register at the base address + offset 04H. An initial trigger, software or external, causes the one-shot signal to be generated with no additional triggers required. Additional triggers must not be input until the one shot pulse has completed count down of the Constant B value.

If the Interrupt Enable bit-15 of the Counter Control Register is set, an interrupt is generated when the pulse transitions from low to high and also when the pulse transitions from high to low. The interrupt will remain pending until released by setting the required bit of the Interrupt Status/Clear register at the base address + offset 02H. A pending interrupt can also be cleared, by setting the Counter Control register bit-15 to logic low.

Bit(s)	FUNCT	ION		
2,1,0		es the Counter Mode:		
	111	One-Shot Generation		
3	Output	Polarity (Output Pin AC	TIVE Level):	
	0	Active LOW (Default) <sup>1</sup>	•	
	1	Active HIGH		
5, 4	InA Pola	arity / Gate-Off Polarity		
	00	Disabled (Default)		
	01	Active LOW In A=0 Output Ena In A=1 Output Disa	abled abled	
	10	Active HIGH In A=0 Output Disa In A=1 Output Ena	abled abled	
	11	Disabled		
7, 6	InB Pol	arity / External Clock Inp	out	
	00	Disabled (Default)		
	01	External Clock Enable		
	10	External Clock Enable	ed	
	11	Disabled		
9,8	InC Polarity / External Trigger			
	00	Disabled (Default)		
	01	Active LOW Trigger		
	10	Active HIGH Trigger		
	11	Disabled		
12,11,10	Clock S			_
	Carrier	Operational Freq.	8MHz	32MHz
	000	Internal @ (Default)	0.5MHz	2MHz
	001	Internal @	1MHz	4MHz
	010	Internal @	2MHz	8MHz
	011	Internal @	4MHz	16MHz
	100	Internal @	8MHz	32MHz
	101	External Clock	Up to 2MHz	Up to 8MHz
13	Input De	ebounce Enable		i -
	0	Disabled (Default) – No Debounce Applied to any Input.		
	1	Enabled – Reject Gate less than or equal to 2		Pulses (noise)
14		ed (bit reads back as 0)		
15	Interrup	t Enable		
	0	Disable Interrupt Serv		
	1	Enable Interrupt Servi	ce	

## ONE-SHOT PULSE MODE

**Table 3.17:** Counter Control Register (One-Shot Pulse)

1. The default state of the output pin is high (output has pullup installed). Bit 3 specifies the active output polarity when the output is driven.

2. The available clock sources are determined by the operational frequency of the carrier board. For an 8MHz carrier, bit 0 of the Board Control Register located at the base address plus an offset of 0H must be set low. For a 32MHz, carrier the bit must be set high.

#### **PROGRAMMING EXAMPLES**

The following section provides sample applications for each of the counter modes of operation. This includes I/O pin assignments, register settings, required calculations, and waveform diagrams. All examples assume 8MHz carrier operation, even addressing, and that all values are read and written in hex. These assumptions may differ depending on the system and software being used.

#### Quadrature Position Measurement Example

The objective for this example is to employ Quadrature Position Measurement using 16-bit Counter 1. Suppose that an encoder, connected to the shaft of a motor, provides three signals. Two of the signals (A and B) are out of phase by 90° and provide directional information. For this example, Channel A will always lead B. The third signal C is an Index pulse that is active every four revolutions (A pulses). Assume that X2 encoding is used and on the index pulse, when Channel A and B are equal to one, an active high output and interrupt are generated, and the counter is reloaded to zero. Additionally, debounce is enabled.

1. Connect the inputs/output to the following pins (unpowered):

Table 3.18: Quadrature Pin Assignments for Counter 1

Note: Make sure all inputs

Moto: Make Sare an inputs
and outputs are properly
grounded.

Pin #	Connection	Description
1	In1_A(+)	Channel A
11	In1_B(+)	Channel B
21	In1_C(+)	Index
33	Out1(+)	Output

2. Write the following information, A9E9H, to Counter 1 Control Register located at base address plus an offset of 08H.

Table 3.19: Quadrature Counter Control Register 1 Settings


Bits	Logic	Operation
2,1,0	001	Sets the counter to Quadrature Position Measurement.
3	1	Sets the output to active high.
5,4	10	Sets encoding to X2 and enables Channel A (InA).
6	1	Enables Channel B (InB).
9,8,7	011	Sets the Index condition to occur when A=1 and B=1.
11,10	10	Provides for interrupt and reload to occur on index.
12	0	Not used.
13	1	Enables input debounce on InA, InB, and InC.
14	0	Not used.
15	1	Enables interrupts.

3. Write the 16-bit value 0H to Counter 1 Constant B Register located at base address plus an offset 44H for the counter reload value.

The Constant B Register contains the reload value of the counter. Therefore, in this example, when an index pulse occurs and Channel A and B are equal to one, the counter loads zero. This value relies on the specific application.

While Counter Constant A is not used in this example, it has other applications in Quadrature Position Measurement. Refer to the description of Quadrature mode for further information.

4. The following is a waveform diagram of this example. Since Quadrature mode does not accept external triggers, assume that a software trigger has already occurred.



When the index condition is true the counter will reload the value in Counter Constant B register, and an interrupt is generated. The output remains active for as long as the Index condition holds true. For further information on encoder counting, index pulse conditions, interrupts, and outputs, see the Quadrature Position Measurement description.

### **Pulse Width Modulation Example**

The objective for this example is to create a pulse width modulated with an active high pulse of  $2\mu s$  and a low pulse of  $6\mu s$  using 16-bit Counter 3. The counter has an external active high gate-off, trigger, and clock signals. The output is active high. Assume the external clock has a frequency of 500KHz. The Gate-Off signal will become active after 2 PWM cycles. Additionally, debounce and interrupts are enabled.

1. Connect the inputs/output to the following pins (unpowered):

Pin#	Connection	Description
3	In3_A(+)	Gate-Off
13	In3_B(+)	Ext. Clock
23	In3_C(+)	Ext. Trigger
35	Out3(+)	Output

2. Write the following information, B66AH, to Counter 3 Control Register located at base address plus an offset of 0CH.

Bits	Logic	Operation
2,1,0	010	Sets the counter to Pulse Width Modulation mode.
3	1	Sets the output to active high.
5,4	10	Enable the Gate-Off input (InA) to active high.
7,6	01	Enables the external clock input (InB).
9,8	10	Enables the external Trigger Input (InC) to active high.
12,11,10	101	Sets the clock to an external source.
13	1	Enables input debounce on InA and InC.
14	0	Not used.
15	1	Enables interrupts.

# PROGRAMMING EXAMPLES

**Figure 3.2:** Quadrature waveform

In the figure each "i" represents an interrupt

**Table 3.20:** PWM Pin Assignments for Counter 3

Note: Make sure all inputs and outputs are properly grounded.

**Table 3.21:** PWM Counter Control Register 3 Settings


# PROGRAMMING EXAMPLES

3. Write the 16-bit value 3H to Counter 3 Constant A Register located at base address plus an offset 34H for the non-active portion of the pulse, and 1H to Counter 3 Constant B Register located at base address plus an offset 48H for the active portion of the pulse.

In order to determine the necessary Counter Constant values first calculate the period of the selected clock (internal or external). The period is calculated by taking the inverse of the clock frequency. In this case, 1/500KHz is equal to  $2\mu s$ . Then take the total time for the low portion of the pulse and divide it by the clock period. For this example,  $6\mu s/2\mu s$  is equal to 3. Convert this value to Hex and the result is the total count that is placed in the appropriate Counter Constant Register. Since it has been stipulated that the pulse is active high, 3H is written to Counter 3 Constant A Register, which contains the value for the non-active (low) portion of the pulse. The same procedure is used to calculate the Constant B value. Take the total period of the high portion of the pulse and divide it by the period of the clock. Here  $2\mu s/2\mu s$  is equal to 1. Converting to hex, 1H is written to Counter 3 Constant B Register since it contains the active (high) portion of the pulse.

4. The following is a waveform diagram of this example.

Figure 3.3: PWM waveform



In the figure an "i" represents an interrupt

Note that the InA and InC inputs run off the internal 8MHz (or 32MHz) clock. Those signals may not be synchronous with the selected clock. For further information, see the Pulse Width Modulation Operation description.

### **Watchdog Timer Operation Example**

The objective for this example is to create a Watchdog Timer with a countdown length of  $10\mu s$  using 16-bit Counter 5 with an external active high counter reload, clock, and active low trigger signals. The output is active high. Assume the external clock has a frequency of 500KHz. The counter reload and trigger signals are periodic. Additionally, debounce and interrupts are enabled.

1. Connect the inputs/output to the following pins (unpowered):

Pin#	Connection	Description
5	In5_A(+)	Reload
15	In5_B(+)	Ext. Clock
25	In5_C(+)	Ext. Trigger
37	Out5(+)	Output


2. Write the following information, B56BH, to Counter 5 Control Register located at base address plus an offset of 10H.

Bits	Logic	Operation
2,1,0	011	Sets the counter to Watchdog mode.
3	1	Sets the output to active high.
5,4	10	Enable the Counter Reload input (InA) to active high.
7,6	01	Enables the external clock input (InB).
9,8	01	Enables the external Trigger Input (InC) to active low.
12,11,10	101	Sets the clock to an external source.
13	1	Enables input debounce on InA and InC.
14	0	Not used.
15	1	Enables interrupts.

3. Write the 16-bit value 5H to Counter 5 Constant A Register located at the base address plus an offset of 38H.

In order to determine the correct Constant A Register value, first calculate the period of the selected clock. The period is calculated by taking the inverse of the clock frequency. In this case, 1/500KHz is equal to  $2\mu s$ . Then take the total duration of the watchdog timer and divide it by the clock period. For this example,  $10\mu s/2\mu s$  is equal to five. Converted to Hex, this is the number to write to the Counter 5 Constant A Register.

4. The following is a waveform diagram of this example.



In Watchdog mode, the counter must be loaded (InA) and then triggered (InC) for each cycle. While this can be done internally or externally, failure to follow this procedure will cause unpredictable results.

# PROGRAMMING EXAMPLES

**Table 3.22:** Watchdog Pin Assignments for Counter 5

Note: Make sure all inputs and outputs are properly grounded.

**Table 3.23:** Watchdog Counter Control Register 5 Settings

Counter Constant B Register is not used in Watchdog mode.

Figure 3.4: Watchdog waveform

In the figure each "i" represents an interrupt

### **PROGRAMMING EXAMPLES**

Note that the InA and InC inputs run off the internal 8MHz (or 32MHz) clock. Those signals may not be synchronous with the selected clock. For further information, see the Watchdog Timer Operation description.

#### **Event Counting Operation Example**

The objective for this example is to create an Event Counter that will count the number of active high events on InB using 16-bit Counter 7. The output is active low. Additionally the counter has an active low Gate-Off and an active low External Trigger. After every five events, the event counter interrupts.

1. Connect the inputs/output to the following pins (unpowered):

Pin#	Connection	Description
7	In7_A(+)	Gate-Off
17	In7_B(+)	Event Input
27	In7_C(+)	Ext. Trigger
39	Out7(+)	Output

2. Write the following information, 8194H, to Counter 7 Control Register located at base address plus an offset of 14H.

Pin#	Connection	Description
7	In7_A(+)	Gate-Off
17	In7_B(+)	Event Input
27	In7_C(+)	Ext. Trigger
39	Out7(+)	Output

Table 3.25: Event Counter Control Register 7 Settings

Table 3.24: Event Counting Pin Settings for Counter 7

Note: Make sure all inputs and outputs are properly

grounded.


Bits	Logic	Operation
2,1,0	100	Sets the counter to Event Counting mode.
3	0	Sets the output to active low.
5,4	01	Enable the Gate-Off input (InA) to active low.
7,6	10	Enables the Event input (InB) to active high.
9,8	01	Enables the external Trigger Input (InC) to active low.
12,11,10	000	Sets the counter to Event Counting mode.
13	0	Disables input debounce on InA, InB, and InC.
14	0	Not used.
15	1	Enables interrupts.

3. Write the 16-bit value 5H to Counter 7 Constant A Register located at the base address plus an offset of 3CH.

Counter Constant B Register is not used in Event Counting mode.

In Event Counting, when the Constant A Register is equal to the value in the Counter 7 Read Back Register, in this case located at base address plus an offset of 28H, there is an output pulse and an interrupt. Furthermore, when this condition occurs, the counter resets to zero and starts incrementing again. For this example, an interrupt and output pulse will occur every five events. Therefore 5H is written to the Counter 7 Constant A Register. Note that all values are stored and read in Hex.

4. The following is a waveform diagram of this example.



# PROGRAMMING EXAMPLES

**Figure 3.5:** Event Counting waveform

In the figure each "i" represents an interrupt

The Gate-Off signal is used in this example to pause the counter. While the Gate-Off signal is non-active (logic high), the counter and output will remain constant. Additionally, the output pulse is active for 1.75  $\mu s$  upon the detection of the final event. For further information, see the Event Counting Operation description.

## **Frequency Measurement Operation Example**

The objective for this example is to use the Frequency Measurement Operation using 16-bit Counter 7. The enable signal and the signal measured are active high. Additionally, the counter has an active low External Trigger. The output of the counter is active low and interrupts and debounce are enabled. Assume the enable pulse has a duration of  $50\mu s$ .

1. Connect the inputs/output to the following pins (unpowered):

Pin#	Connection	Description
7	In7_A(+)	Enable Input
17	In7_B(+)	Signal Input
27	In7_C(+)	Ext. Trigger
39	Out7(+)	Output

**Table 3.26:** Frequency Measurement Pin Assignments for Counter 7

Note: Make sure all inputs and outputs are properly grounded.

2. Write the following information, BDA4H, to Counter 7 Control Register located at base address plus an offset of 14H.

Bits	Logic	Operation		
2,1,0	100	Sets the counter to Frequency Measurement.		
3	0	Sets the output to active low.		
5,4	10	Sets the Enable Pulse input (InA) to active high.		
7,6	10	Enables the Signal input (InB) to active high.		
9,8	01	Enables the external Trigger Input (InC) to active low.		
12,11,10	111	Sets the counter to Frequency Measurement mode.		
13	1	Enables input debounce on InA, InB, and InC.		
14	0	Not used.		
15	1	Enables interrupts.		


**Table 3.27:** Frequency Measurement Control Register 7 Settings

# PROGRAMMING EXAMPLES

**Figure 3.6:** Frequency Measurement waveform

In the figure each "i" represents an interrupt

- 3. Do *not* write to either of the Counter 7 Constant Registers. They are not required for frequency measurement and writing to them can cause errors.
- 4. The following is a waveform diagram of this example.



The frequency of the signal is calculated by dividing the value in the Counter 7 Read Back Register, located at base address plus an offset of 28H, by the duration of the InA enable signal. Note that the value in the Read Back Register is stored in Hex and requires conversion to decimal for calculations. In this case the pulse length is  $50\mu s$ . The value in the Read Back Register is 9, since there were nine high pulses during the enable signal. Therefore, the frequency is  $9/50\mu s$ , which is equal to 180KHz.

Note that the counter must be re-triggered before the next frequency measurement can take place. Additionally, the output pulse is active for 1.75  $\mu s$ . Since debounce was enabled the output pulse will occur 2.5  $\mu s$  after the completion of the enable signal. For further information, see the Frequency Measurement Operation description.

## **Input Pulse-Width Measurement Example**

The objective for this example is to use the Pulse-Width Measurement Operation using 16-bit Counter 9. The pulse to be measured is active low. Additionally the counter has an external clock and an active low External Trigger. The output of the counter is active high and interrupts are enabled. Assume the external clock has a frequency of 100KHz.

1. Connect the inputs/output to the following pins (unpowered):

**Table 3.28:** Pulse-Width Measurement Pin Assignments for Counter 9

Note: Make sure all inputs and outputs are properly grounded.

Pin#	Connection	Description
9	In9_A(+)	Pulse Input
19	In9_B(+)	Ext. Clock
29	In9_C(+)	Ext. Trigger
41	Out9(+)	Output

2. Write the following information, 959DH, to Counter 9 Control Register located at base address plus an offset of 18H.

Bits	Logic	Operation		
2,1,0	101	Sets the counter to Pulse-Width Measurement.		
3	1	Sets the output to active high.		
5,4	01	Sets the Pulse input (InA) to active low.		
7,6	10	Enables the external clock input (InB).		
9,8	01	Enables the external Trigger Input (InC) to active low.		
12,11,10	101	Sets the clock to an external source.		
13	0	Disables input debounce on InA and InC.		
14	0	Not used.		
15	1	Enables interrupts.		

# PROGRAMMING EXAMPLES

**Table 3.29:** Pulse-Width Measurement Control Register 9 Settings

- 3. Do *not* write to either of the Counter 9 Constant Registers. They are not required for pulse-width measurement and writing to them can cause errors.
- 4. The following is a waveform diagram of this example.




Figure 3.7: Pulse-Width Measurement waveform

In the figure each "i" represents an interrupt

The length of the low portion of the InA pulse is calculated by multiplying the number in the Counter 9 Read Back Register, located at base address plus an offset of 2CH, by the period of the selected clock. Note that the value in the Read Back Register is stored in Hex and requires conversion to decimal for calculations. In this case the value in the Read Back Register is 9, since there were nine high pulses during the active InA signal. The period of the clock is calculated by taking the inverse of the frequency of the clock. For this example, the frequency was 100KHz. Therefore the clock period is 1/100KHz, which is equal to  $10\mu$ s. The clock period multiplied by the Read Back Register  $10\mu$ s x 9, is equal to  $90\mu$ s, the duration of the active low InA pulse. This value may be in error by  $\pm$  1 clock period.

Note that the InA and InC inputs run off the internal 8MHz (or 32MHz) clock. Those signals may not be synchronous with the selected clock. The output pulse is active for  $1.75\mu s$ . If debounce was enabled, the output pulse will occur  $2.5\mu s$  after the completion of the input pulse. Additionally, the counter must be re-triggered before any further measurements take place. For more information, see the Pulse-Width Measurement description.

# PROGRAMMING EXAMPLES

## **Input Period Measurement Example**

The objective for this example is to use the Input Period Measurement operation using 16-bit Counter 9. The high-to-low transition of the input signal will begin measurement. Additionally, the counter has an external clock and an active high External Trigger. The output of the counter is active high and interrupts are enabled. Assume the external clock has a frequency of 250KHz.

1. Connect the inputs/output to the following pins (unpowered):

Pin #	Connection	Description
9	In9_A(+)	Pulse Input
19	In9_B(+)	Ext. Clock
29	In9_C(+)	Ext. Trigger
41	Out9(+) Output	

2. Write the following information, 965EH, to Counter 9 Control Register located at base address plus an offset of 18H.

**Bits** Logic Operation 2,1,0 110 Sets the counter to Input Period Measurement. Sets the output to active high. 3 1 Sets the Pulse input (InA) to active low. 5,4 01 7,6 01 Enables the external clock input (InB). 10 Enables the external Trigger Input (InC) to active high. 9,8 12,11,10 101 Sets the clock to an external source. 13 0 Disables input debounce on InA and InC. 14 0 Not used. 15 1 Enables interrupts.

- 3. Do *not* write to either of the Counter 9 Constant Registers. They are not required for input period measurement and writing to them can cause errors.
- 4. The following is a waveform diagram of this example.

InA 8 events InB Output Interrupts

**Table 3.30:** Input Period Measurement Pin Assignments for Counter 9

Note: Make sure all inputs and outputs are properly grounded.

**Table 3.31:** Input Period Measurement Control Register 9 Settings

**Figure 3.8:** Input Period Measurement waveform

In the figure each "i" represents an interrupt

The period of one cycle of the InA waveform is calculated by multiplying the number in the Counter 9 Read Back Register, located at the base address plus an offset of 2CH, by the period of the selected clock. Note that the value in the Read Back Register is stored in Hex and requires conversion to decimal for calculations. In this case the value in the Counter

9 Read Back Register is 8, since there were eight high pulses during one InA period. The period of the clock is calculated by taking the inverse of the frequency of the clock. For this example, the frequency was 250KHz. Therefore, the clock period is 1/250KHz, which is equal to  $4\mu s$ . The clock period multiplied by the Read Back Register  $4\mu s$  x 8, is equal to  $32\mu s$  (the period of the InA waveform). This value may be in error by  $\pm$  1 clock period.

Note that the InA and InC inputs run off the internal 8MHz (or 32MHz) clock. Those signals may not be synchronous with the selected clock. The output pulse is active for  $1.75\mu s$ . If debounce was enabled, the output pulse will occur  $2.5\mu s$  after the completion of the input signal. Additionally, the counter must be re-triggered before any further measurements take place. For more information, see the Input Period Measurement description.

## **One-Shot Pulse Mode Example**

The objective for this example is to use the One-Shot Pulse mode using 16-bit Counter 9. The output pulse is active high with the low portion  $20\mu s$  long and the high portion  $5\mu s$  long. Additionally, the counter has an external clock, an active high Gate-off signal, and an active high External Trigger. Interrupts are enabled. Assume the external clock has a frequency of 200KHz.

1. Connect the inputs/output to the following pins (unpowered):

Pin#	Connection	Description
9	In9_A(+)	Gate-Off
19	In9_B(+)	Ext. Clock
29	In9_C(+)	Ext. Trigger
41	Out9(+)	Output

2. Write the following information, 966FH, to Counter 9 Control Register located at base address plus an offset of 18H.

Bits	Logic	Operation		
2,1,0	111	Sets the counter to One-Shot Pulse generation mode.		
3	1	Sets the output to active high.		
5,4	10	Sets the Gate-Off input (InA) to active high.		
7,6	01	Enables the external clock input (InB).		
9,8	10	Enables the external Trigger Input (InC) to active high.		
12,11,10	101	Sets the clock to an external source.		
13	0	Disables input debounce on InA and InC.		
14	0	Not used.		
15	1	Enables interrupts.		

3. Write the 16-bit value 4H to Counter 9 Constant A Register located at base address plus an offset 40H for the non-active portion of the pulse, and 1H to Counter 9 Constant B Register located at base address plus an offset 54H for the active portion of the pulse.

# PROGRAMMING EXAMPLES

**Table 3.32:** One-Shot Pulse Pin Assignments for Counter 9

Note: Make sure all inputs and outputs are properly grounded.


**Table 3.33:** One-Shot Pulse Control Register 9 Settings

# PROGRAMMING EXAMPLES

In order to determine the necessary Counter Constant values first calculate the period of the selected clock (internal or external). The period is calculated by taking the inverse of the clock frequency. In this case, 1/200KHz is equal to  $5\mu$ s. Then take the total time for the low portion of the pulse and divide it by the clock period. For this example,  $20\mu$ s/ $5\mu$ s is equal to 4. Convert this value to Hex and the result is the total count that is placed in the appropriate Counter Constant Register. Since it has been stipulated that the pulse is active high, 4H is written to the Counter 9 Constant A Register, which contains the value for the non-active (low) portion of the pulse. The same procedure is used to calculate the Constant B value. Take the total period of the high portion of the pulse and divide it by the period of the clock. For this example  $5\mu$ s/ $5\mu$ s is equal to 1. Converting to hex, 1H is written to Counter 9 Constant B Register since it contains the active (high) portion of the pulse.

4. The following is a waveform diagram of this example.

**Figure 3.9:** One-Shot Pulse waveform



In the figure each "i" represents an interrupt

The Gate-Off signal (InA) is used as a pause mechanism. The counter register and output remain constant while the Gate-Off signal is active. In this example, this occurs when InA is logic low.

Note that the InA and InC inputs run off the internal 8MHz (or 32MHz) clock. Those signals may not be synchronous with the selected clock. For further information, see the One-Shot Pulse Mode description.

Table 3.34: Counter Timer Modes Overview

Function Description	Pulse Width Modulation/ One-Shot	Watchdog	Event Counting	Frequency Measure	Pulse Measure	Period Measure	Quadrature Position Measure
InA Input	Gate-Off for start/stop control	Counter Reload	Gate-Off for start/stop control	Enable Frequency Measurement for Set Duration	Next complete pulse after trigger is measured.	Next complete period after trigger is measured.	Channel A
InB Input	External Clock	External Clock	Event Input	Signal Measured/ Counted	External Clock	External Clock	Channel B
InC Input	External Trigger	External Trigger or Gate-Off for start/stop control	External Trigger or Up/Down Count Control	External Trigger	External Trigger	External Trigger	Index
Internal Software Trig	Starts Waveform Generation	Starts Count Down	Start Event Counting	Start Frequency Measurement on next active edge of InA signal.	Next complete pulse after trigger is measured.	Next complete period after trigger is measured.	Starts Quadrature Measurement
Counter Timer Output	Output Waveform	Output is active from trigger until terminal count.	1.75µs pulse is output upon reaching the count limit	1.75µs pulse is output upon end of frequency measurement	1.75µs pulse is output upon end of pulse measurement	1.75µs pulse is output upon end of period measurement	Output pulse while index or programmed count limit remains true.
Constant A Reg	Count down from value loaded. Defines duration until active pulse	Counts down from value loaded. Must always load before trigger. Note that InA input can be used to reload.	Count Limit. Input events are counted up to the count limit.				An interrupt can be generated when the counter equals the Constant A value.
Constant B Reg	Count down from value loaded. Defines duration of active pulse						Constant B can be reloaded on occurrence of an Index signal.
Counter Read Back Reg		Gives the Count value at the time of the read.	Gives the Count value at the time read.	Gives count value reflecting measurement	Gives count value reflecting pulse measured	Gives count value reflecting period measured	Gives count value reflecting position measurement
Interrupt	On Edge Transitions	On Terminal Count of 0	Upon reach of count limit	Upon end of enable pulse	Upon end of pulse measurement	Upon end of period measurement	On Index or Constant A count limit.

# 4.0 THEORY OF OPERATION

This section contains information regarding the hardware of the IOS-482. A description of the basic functionality of the circuitry used on the board is also provided. Refer to IOS-482 BLOCK DIAGRAM as you review this material.

A Field Programmable Gate-Array (FPGA) installed on the IOS Module provides an interface to the carrier board. The interface to the carrier board allows complete control of all board functions.

# FIELD INPUT/OUTPUT SIGNALS

The field I/O interface to the IOS module is provided through connector P2 (refer to Table 2.1). These pins are tied to the inputs and outputs of EIA RS485/RS422 line transceivers or TTL transceivers. RS485 signals received are converted from the required EIA RS485/RS422 voltages signals to the TTL levels required by the FPGA. Likewise TTL signals are converted to the EIA RS485/RS422 voltages for data output transmission. The FPGA provides the necessary interface to the RS485/RS422 transceivers or TTL transceivers for control of data.

The field I/O interface to the carrier board is provided through connector P2 (refer to Table 2.1). Field I/O points are NON-ISOLATED. This means that the field return and logic common have a direct electrical connection to each other. As such, care must be taken to avoid ground loops (see Section 2 for connection recommendations). Ignoring this effect may cause operational errors, and with extreme abuse, possible circuit damage.

#### **COUNTER/TIMERS**

Counter timer input control signals are TTL logic level and InA, InB, and InC are available via the field connector P1. See Table 2.1 for the list of these signals and their corresponding pin assignments.

Counter timer out signals OUT1 to 10 are TTL logic levels and are available via the P1 field I/O connector. See Table 2.1 for the output signals and their corresponding pin assignments.

#### **DIGITAL I/O**

Digital input/output signals DIN1 to 2 and DOut1 to 6 are TTL logic levels and are available via the P1 field I/O connector. Each line has a 4.7K pullup resistor to +5V. See Table 2.1 for the list of these signals and their corresponding pin assignments.

Surface-Mounted Technology (SMT) boards are generally difficult to repair. It is highly recommended that a non-functioning board be returned to Acromag for repair. The board can be easily damaged unless special SMT repair and service tools are used. Further, Acromag has automated test equipment that thoroughly checks the performance of each board. When a board is first produced and when any repair is made, it is tested, placed in a burn-in room at elevated temperature, and retested before shipment.

Please refer to Acromag's Service Policy Bulletin or contact Acromag for complete details on how to obtain parts and repair.

Before beginning repair, be sure that all of the procedures in Section 2, Preparation For Use, have been followed. Also, refer to the documentation of your carrier/CPU board to verify that it is correctly configured. Replacement of the board with one that is known to work correctly is a good technique to isolate a faulty board.

If you continue to have problems, your next step should be to visit the Acromag worldwide web site at <a href="http://www.acromag.com">http://www.acromag.com</a>. Our web site contains the most up-to-date product and software information.

Choose the "Support" hyperlink in our website's top navigation row then select "Embedded Board Products Support" or go to http://www.acromag.com/subb\_support.cfm to access:

- Application Notes
- Frequently Asked Questions (FAQ's)
- Knowledge Base
- Tutorials
- Software Updates/Drivers

An email question can be submitted from within the Knowledge Base or through the "Contact Us" hyperlink at the top of any web page.

Acromag's application engineers can also be contacted directly for technical assistance via telephone or FAX through the numbers listed at the bottom of this page. When needed, complete repair services are also available.

# 5.0 SERVICE AND REPAIR

# SERVICE AND REPAIR ASSISTANCE

**CAUTION:** POWER MUST BE TURNED OFF BEFORE REMOVING OR INSERTING BOARDS

# PRELIMINARY SERVICE PROCEDURE

WHERE TO GET HELP

www.acromag.com



### **PHYSICAL**

Physical Configuration
Length
Width
Board Thickness
Height

Single I/O Server Module
4.030 in. (102.36 mm)
1.930 in. (49.02 mm)
0.062 in. (1.59 mm)
0.500 in. (12.7 mm)

#### **Connectors**

- IOS Logic Interface: 50-pin female receptacle header (AMP 173279-3 or equivalent).
- Field I/O: 50-pin female receptacle header (AMP 173279-3 or equivalent).

**Table 6.1:** Power Requirements

5V Maximum rise time of 100m seconds

Power Requirements		Module IOS-482	
5V (±5%)	Typical	410mA	
OV (±070)	Max.	480mA	
+/-12V (±5%)	Not used		

### **ENVIRONMENTAL**

**Operating Temperature:** -40 to 85°C.

**Relative Humidity:** 5-95% Non-Condensing. **Storage Temperature:** -55°C to +125°C.

**Non-Isolated:** Logic and field commons have a direct electrical connection.

Resistance to RFI: Complies with EN61000-4-3 (3 V/m, 80 to 1000MHz AM & 900MHz. Keyed) and European Norm EN50082-1 with no digital upsets.

Conducted R F Immunity (CRFI): Complies with EN61000-4-6 (3V/rms, 150kHz to 80MHz) and European Norm EN50082-1 with no digital upsets.

**Electromagnetic Interference Immunity (EMI):** No register upsets under the influence of EMI from switching solenoids, commutator motors, and drill motors.

**Surge Immunity:** Not required for signal I/O per European Norm EN50082-1.

Electric Fast Transient Immunity EFT: Complies with EN61000-4-4 Level 2 (0.5KV at field input and output terminals) and European Norm EN50082-1.

Electrostatic Discharge (ESD) Immunity: Complies with EN61000-4-2 Level 3, (8KV enclosure port air discharge) Level 2, (4KV enclosure port contact discharge) Level 1, (2KV I/O terminal contact discharge) and European Norm EN50082-1.

## **SPECIFICATIONS**

**Radiated Emissions:** Meets or exceeds European Norm EN50081-1 for class B equipment. Shielded cable with I/O connections in a shielded enclosure is required to meet compliance.

**Counter Functions:** Quadrature Position Measurement, Pulse Width Modulation, Watchdog Timer, Event Counting, Frequency Measurement, Period Measurement, Pulse-Width Measurement, and One Shot/Repetitive

**COUNTER/TIMERS** 

**Counter Type: -** The IOS-482 has a total of ten 16-bit TTL counters available for use.

**Each Counter has an InA, InB, and InC input port.** These TTL input ports are used to control Start/Stop, Reload, Event Input, External Clock, Trigger, and Up/Down operations.

**Counter Input** 

V<sub>IH</sub>: 2.0V minimum
 V<sub>IL</sub>: 0.8V maximum

Input Electrical Characteristics

**Pull-up Resistors:**  $4.7K\Omega$  pull-up resistors are installed on all inputs.

Debounce Interval 2.5µs Enabled/Disable via Counter Control Register

**Each Counter has one Output Port.** The TTL output ports are used for waveform output, watchdog active indicator, or 1.75μs pulse upon counter function completion. Counter output is programmable as active high or low.

**Counter Output** 

V<sub>OH:</sub> 2.4V minimum
 V<sub>OI</sub>: 0.55V maximum

I<sub>OH</sub>: -15.0mA
 I<sub>OI</sub>: 64mA

Output Electrical Characteristics

**Pull-up Resistors:** 4.7K $\Omega$  pull-up resistor is installed for each Counter Output.

Selectable Counter Clock Frequencies: 8MHz, 4MHz, 2MHz, 1MHz,

0.5MHz or External up to 2MHz.

Minimum I/P Event: 125ns

Minimum Pulse Measurement: 125ns Minimum Period Measurement: 300ns Minimum Gate/Trigger Pulse: 125ns **8MHz IOS Carrier Operation** 

## **SPECIFICATIONS**

32MHz IOS Carrier Operation

Selectable Counter Clock Frequencies: 32MHz, 16MHz, 8MHz, 4MHz,

2Mhz or External up to 8MHz. **Minimum I/P Event:** 31.25ns

Minimum Pulse Measurement: 31.25ns Minimum Period Measurement: 150ns Minimum Gate/Trigger Pulse: 31.25ns

**DIGITAL I/O** 

Digital I/O: Specifications for TTL Digital Inputs 1-2 and TTL Digital

Outputs 1-6 are the same as the counter inputs and outputs. See the "Input Electrical Characteristics" and "Output Electrical Characteristics" sections on

the previous page.

